531MB576M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531MB576M000BGR

531MB576M000BGR: DescriptionLVPECL Output Clock Oscillator, 576MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB576M000BGR Overview

LVPECL Output Clock Oscillator, 576MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB576M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	576 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Isolated temperature sensor

R1211 driving white LED circuit diagram

5V voltage regulator circuit

Manual series resistance starting control circuit

Using AD586 to generate - 5.000V voltage circuit diagram

Temperature measurement circuit

How to distinguish synchronous reset from asynchronous reset?: [align=left][color=rgb(0, 0, 0)][font="][size=14px]Q: How to distinguish synchronous reset from asynchronous reset? Can it be understood that synchronous reset acts on the state, and then drives the c...; 大辉哥0614 FPGA/CPLD

Some information on using UC/gui on STM32: Some information on using UC/gui on STM32 For more details, please contact QQ 940436962...; fuqing5542 MCU

The most complete information about op amps, design, circuits, and analysis: The most comprehensive information on op amps, design, circuits, and analysis for competitions...; 西西西 Electronics Design Contest

Share an open source stepper motor controller + PID algorithm + high-precision magnetic angle detection: [backcolor=rgb(222, 240, 251)]This is an open-source stepper motor closed-loop controller from abroad, with open schematics and code. What attracted me was the high-precision AS5047 magnetic induction...; 近道 DIY/Open Source Hardware

FATfs uses the serial port to transfer data to the SD card: [color=#000][font=Simsun] while(1) { if(USART_RX_STA&0x8000) { num++; len=USART_RX_STA&0x3fff; //Get the length of the data received this time printf("The message you sent is:"); for(t=0;t FATfs uses ...; 小败 stm32/stm8

Question: 3G network cards can be used on WINCE5.0. How can the original WinMobile program based on GPRS be ported over?: How can I make the original GPRS-based program run on a 3G network card? I am working on a 3G wireless network card project on WINCE 5.0, and I can already use IE to access the Internet; but the previ...; zt556677 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components