EEWORLDEEWORLDEEWORLD

Part Number

Search

MCM64E836FC3.3

Description
256KX36 DDR SRAM, PBGA153, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, FLIP CHIP, BGA-153
Categorystorage    storage   
File Size425KB,22 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Download Datasheet Parametric View All

MCM64E836FC3.3 Overview

256KX36 DDR SRAM, PBGA153, 14 X 22 MM, 1.27 MM PITCH, PLASTIC, FLIP CHIP, BGA-153

MCM64E836FC3.3 Parametric

Parameter NameAttribute value
MakerNXP
Parts packaging codeBGA
package instructionBGA,
Contacts153
Reach Compliance Codeunknown
ECCN code3A991
Other featuresPIPELINED ARCHITECTURE
JESD-30 codeR-PBGA-B153
length22 mm
memory density9437184 bit
Memory IC TypeDDR SRAM
memory width36
Number of functions1
Number of terminals153
word count262144 words
character code256000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize256KX36
Package body materialPLASTIC/EPOXY
encapsulated codeBGA
Package shapeRECTANGULAR
Package formGRID ARRAY
Parallel/SerialPARALLEL
Certification statusNot Qualified
Maximum seat height2.77 mm
Maximum supply voltage (Vsup)2.625 V
Minimum supply voltage (Vsup)2.375 V
Nominal supply voltage (Vsup)2.5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal formBALL
Terminal pitch1.27 mm
Terminal locationBOTTOM
width14 mm
MOTOROLA
Freescale Semiconductor, Inc.
SEMICONDUCTOR TECHNICAL DATA
Order this document
by MCM64E918/D
8MB Double Data Rate HSTL I/O
Fast SRAM
MCM64E918
MCM64E836
Freescale Semiconductor, Inc...
Single 2.5 V
±
5% Power Supply
E
R
(DDR) Burst Read and
Single Data Rate (SDR) and Double Data Rate
F
Y
Write
B
Pin Selectable Linear or Interleaved Burst Order
D
E
Four Tick Burst with Automatic
V
I
Wrap–Around
Differential Clock Inputs
CH
Active High and Active
R
Echo Clock Outputs
A
Low
1.8 V Expanded HSTL — I/O (JEDEC Standard JESD8–6 Class I
Compatible)
1.8 V Expanded HSTL — Compatible Programmable Impedance Output
Drivers
Pipelined (Register to Register) Synchronous Operation
Boundary Scan (JTAG) IEEE 1149.1 Compatible
Stop Clock Functionality Supported
Optional x18 or x36 Organization
MCM64E918/MCM64E836–3.0 = 3.0 ns Clock Cycle Time
MCM64E918/MCM64E836–3.3 = 3.3 ns Clock Cycle Time
MCM64E918/MCM64E836–4.0 = 4.0 ns Clock Cycle Time
9 x 17 (153) Bump, 50 mil (1.27 mm) Pitch, 14 mm x 22 mm Flipped Chip
Plastic Ball Grid Array (PBGA) package
The MCM64E918/MCM64E836 are 8M–bit pipelined burst synchronous late
write fast static RAMs designed to provide very high data bandwidth in secondary
cache applications. The MCM64E918 (organized as 512K words by 18 bits wide)
and the MCM64E836 (organized as 256K words by 36 bits wide) are fabricated
in Motorola’s high performance silicon gate MOS technology.
The differential clock (CK) inputs control the timing of read/write operations of
R,
the RAM. At the rising edge of CK, all addresses and burst control inputs are reg-
istered. An internal buffer and special logic enables the memory to accept write
TO
data on the rising or rising and falling edges of the clock, a cycle following address
UC
and control signals. Read data is driven on the rising or rising and falling edges
ND
of the CK clock and is referenced to echo clock (CQ and CQ) outputs.
CO
I
The MCM64E918/MCM64E836 have HSTL inputs and outputs. The adjust-
M
able input trip–point (V
ref
) and output power supply voltage (V
DDQ
) gives
SE
the system designer greater flexibility in optimizing system performance.
LE
The impedance of the output buffers is programmable, allowing the outputs to
A
match the impedance of the circuit traces, which reduces
C
signal reflections.
S
I
C.
N
FC PACKAGE
FLIPPED CHIP PBGA
CASE 1107C–03
E
REV2
7/2/01
Motorola, Inc. 2001
MOTOROLA FAST SRAM
For More Information On This Product,
Go to: www.freescale.com
MCM64E918•MCM64E836
1
[Hua Diao Experience] 15 Try to build the Arduino development environment of Beetle ESP32 C3
I just received this development board, which is very mini, with a length of 25mm and a width of only 20.5mm....
eagler8 DIY/Open Source Hardware
UARTDMA Confusion
STM32's DMA is a good thing. It's very comfortable to use for AD and UART transmission. But I'm thinking, if DMA is used for UART reception, the situation will be a bit troublesome. If it is full-dupl...
mecerdes stm32/stm8
【Uncle T's Library】Special Robot
[b][size=5][color=#ff00ff]Note: The sub-volumes must be downloaded together to decompress! ! ! ! [/color][/size][/b] [url=https://download.eeworld.com.cn/detail/tyw/559487][color=#0066cc]Special Robot...
tyw Robotics Development
Looking for boost chip
Previously, I used RN5RY202 to boost the 1.5V battery voltage to about 8V for circuit operation (current about 1mA). The conversion efficiency was about 75%. Is there a DC boost chip that can achieve ...
xrg0228 Power technology
Undergraduate graduation project requires thesis translation, looking for an English paper suitable for translation
[size=5]My tutor told me to find it myself. [/size] [size=5]It should be [b]about FPGA, or DS18b20[/b] is also OK! [/size] [size=5]However, none of the materials I collected before are suitable. [/siz...
zqzq501311 FPGA/CPLD
Fortunately, MM is on a business trip today.
If she wasn't on a business trip, she would buy countless clothes, shoes, and bottles and jars. The packaging boxes of her boots had already filled up one wall....
richiefang Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 426  2036  673  885  1663  9  41  14  18  34 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号