EEWORLDEEWORLDEEWORLD

Part Number

Search

D82C288-10

Description
Control/Command Signal Generator, 20MHz, CMOS, CDIP20, CERDIP-20
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size700KB,21 Pages
ManufacturerIntel
Websitehttp://www.intel.com/
Download Datasheet Parametric Compare View All

D82C288-10 Overview

Control/Command Signal Generator, 20MHz, CMOS, CDIP20, CERDIP-20

D82C288-10 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerIntel
Parts packaging codeDIP
package instructionDIP, DIP20,.3
Contacts20
Reach Compliance Codeunknown
Bus compatibility80286
maximum clock frequency20 MHz
JESD-30 codeR-GDIP-T20
JESD-609 codee0
length24.825 mm
Number of terminals20
Maximum operating temperature85 °C
Minimum operating temperature
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Encapsulate equivalent codeDIP20,.3
Package shapeRECTANGULAR
Package formIN-LINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Certification statusNot Qualified
Maximum seat height5.08 mm
Maximum slew rate75 mA
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountNO
technologyCMOS
Temperature levelOTHER
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width7.62 mm
uPs/uCs/peripheral integrated circuit typeSYSTEM INTERFACE LOGIC, CONTROL AND COMMAND SIGNAL GENERATOR

D82C288-10 Related Products

D82C288-10 N82C288-8 D82C288-12 D82C288-8 N82C288-12 N82C288-10
Description Control/Command Signal Generator, 20MHz, CMOS, CDIP20, CERDIP-20 Control/Command Signal Generator, 16.13MHz, CMOS, PQCC20, PLASTIC, LCC-20 Control/Command Signal Generator, 25MHz, CMOS, CDIP20, CERDIP-20 Control/Command Signal Generator, 16.13MHz, CMOS, CDIP20, CERDIP-20 Control/Command Signal Generator, 25MHz, CMOS, PQCC20, PLASTIC, LCC-20 Control/Command Signal Generator, 20MHz, CMOS, PQCC20, PLASTIC, LCC-20
Is it Rohs certified? incompatible incompatible incompatible incompatible incompatible incompatible
Maker Intel Intel Intel Intel Intel Intel
Parts packaging code DIP QLCC DIP DIP QLCC QLCC
package instruction DIP, DIP20,.3 QCCJ, LDCC20,.4SQ DIP, DIP20,.3 DIP, DIP20,.3 QCCJ, LDCC20,.4SQ QCCJ, LDCC20,.4SQ
Contacts 20 20 20 20 20 20
Reach Compliance Code unknown compliant compliant compliant compliant compliant
Bus compatibility 80286 80286 80286 80286 80286 80286
maximum clock frequency 20 MHz 16.13 MHz 25 MHz 16.13 MHz 25 MHz 20 MHz
JESD-30 code R-GDIP-T20 S-PQCC-J20 R-GDIP-T20 R-GDIP-T20 S-PQCC-J20 S-PQCC-J20
JESD-609 code e0 e0 e0 e0 e0 e0
length 24.825 mm 8.9662 mm 24.825 mm 24.825 mm 8.9662 mm 8.9662 mm
Number of terminals 20 20 20 20 20 20
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C 85 °C 85 °C
Package body material CERAMIC, GLASS-SEALED PLASTIC/EPOXY CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code DIP QCCJ DIP DIP QCCJ QCCJ
Encapsulate equivalent code DIP20,.3 LDCC20,.4SQ DIP20,.3 DIP20,.3 LDCC20,.4SQ LDCC20,.4SQ
Package shape RECTANGULAR SQUARE RECTANGULAR RECTANGULAR SQUARE SQUARE
Package form IN-LINE CHIP CARRIER IN-LINE IN-LINE CHIP CARRIER CHIP CARRIER
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V 5 V 5 V 5 V 5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
Maximum seat height 5.08 mm 4.57 mm 5.08 mm 5.08 mm 4.57 mm 4.57 mm
Maximum slew rate 75 mA 75 mA 75 mA 75 mA 75 mA 75 mA
Maximum supply voltage 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply voltage 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V
Nominal supply voltage 5 V 5 V 5 V 5 V 5 V 5 V
surface mount NO YES NO NO YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level OTHER OTHER OTHER OTHER OTHER OTHER
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form THROUGH-HOLE J BEND THROUGH-HOLE THROUGH-HOLE J BEND J BEND
Terminal pitch 2.54 mm 1.27 mm 2.54 mm 2.54 mm 1.27 mm 1.27 mm
Terminal location DUAL QUAD DUAL DUAL QUAD QUAD
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 7.62 mm 8.9662 mm 7.62 mm 7.62 mm 8.9662 mm 8.9662 mm
uPs/uCs/peripheral integrated circuit type SYSTEM INTERFACE LOGIC, CONTROL AND COMMAND SIGNAL GENERATOR SYSTEM INTERFACE LOGIC, CONTROL AND COMMAND SIGNAL GENERATOR SYSTEM INTERFACE LOGIC, CONTROL AND COMMAND SIGNAL GENERATOR SYSTEM INTERFACE LOGIC, CONTROL AND COMMAND SIGNAL GENERATOR SYSTEM INTERFACE LOGIC, CONTROL AND COMMAND SIGNAL GENERATOR SYSTEM INTERFACE LOGIC, CONTROL AND COMMAND SIGNAL GENERATOR
Base Number Matches - 1 1 1 1 -
McBSP and EDMA of TMS320DM6437 realize serial communication
[size=4] The length of a parameter RAM is 32 bytes. First is the 32-bit optional parameter OPT. For the optional parameters, the event priority, data unit size, source address/destination address chan...
Jacktang DSP and ARM Processors
Graphical editing capabilities for assembly variants and board-level component designators
Altium Designer Summer 09 release heralds the advent of graphical editing for assembly variants and board level annotations. This feature allows you to make changes quickly and efficiently from a sche...
520spxiong PCB Design
Infineon Development Board 618 Promotion: The hot-selling list is revealed, with great gifts!
Infineon Development Board 618 Promotion: The hot-selling list is revealed, with great gifts!Infineon flagship store is having a passionate 618 promotion, just for you, the electronic engineer:follow ...
EEWORLD社区 Embedded System
Simulate MSP430+DS18B20+1602 on proteus
I am emulating MSP430F2132 on proteus, but it always displays 0. I don't know why. The manual is painful to read. Please help me. The program is as follows: #include "msp430f2132.h" [backcolor=rgb(255...
woshikange Microcontroller MCU
Are there any people using Chinese MCU or Huada MCU in the forum?
Benchmarking ST's low power consumption is better than ST, and it also integrates OPA...
国芯发烧友 Domestic Chip Exchange
Problems with skipping IRP stack location using IoSkipCurrentIrpStackLocation
Does the system allocate an irp stack location for each driver layer? If one is skipped, does that mean the bottom one is not used? If each driver layer has a completion routine, can the corresponding...
liweify Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1557  1264  610  1801  489  32  26  13  37  10 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号