MAC7200RM
Rev. 2
04/2007
MAC7200 Microcontroller Family
Reference Manual
Devices Supported:
PAC7202
PAC7212
MAC7242
PAC7211
MAC7241
PAC7201
This document covers the following mask sets:
MAC72x2 – 0M34A, 1M34A, 0M84D, 1M84D
MAC72x1 – 0M19G
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
i
MAC7200 Microcontroller Family Reference Manual, Rev. 2
ii
Freescale Semiconductor
Contents
Paragraph
Number
Title
Page
Number
Figures
.............................................................................................................................. xli
Tables................................................................................................................................
liii
Preface
Document Structure
......................................................................................................... lxv
How To Use This Document............................................................................................
lxv
Conventions
.................................................................................................................... lxvi
Terminology....................................................................................................................
lxvi
Register Descriptions
.................................................................................................... lxxiii
Revision History
Content Changes by Document Version
...................................................................... lxxvii
Chapter 1
Introduction
1.1
1.2
1.2.1
1.3
1.3.1
1.3.2
1.3.3
1.3.4
1.3.5
1.3.6
1.3.7
1.3.8
1.4
1.5
Overview..............................................................................................................................1
Features
................................................................................................................................1
Performance Summary
....................................................................................................8
Modes of Operation
.............................................................................................................9
Single Chip mode (Unsecured)......................................................................................10
Single Chip mode (Secured)
..........................................................................................10
PBL Chip mode (Secured).............................................................................................10
PBL Chip mode (Unsecured).........................................................................................11
Expanded Chip mode (Secured)
....................................................................................11
Expanded Chip mode (Unsecured)
................................................................................11
Low Power Modes
.........................................................................................................11
Debug Mode
..................................................................................................................12
Block Diagram
...................................................................................................................13
System Memory Map.........................................................................................................14
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
iii
Chapter 2
Modes of Operation
2.1
2.2
2.3
2.3.1
2.3.1.1
2.3.1.2
2.3.2
2.3.3
2.3.3.1
2.3.3.2
2.4
2.4.1
2.4.2
2.4.3
2.4.4
2.4.5
2.4.6
2.5
2.6
2.7
2.8
2.8.1
2.8.2
2.9
Introduction........................................................................................................................15
MCU Hardware Configuration Summary..........................................................................15
Security
..............................................................................................................................15
Operation of the Secured Microcontroller
.....................................................................16
Single Chip Secured Mode
........................................................................................16
Executing from External Memory
.............................................................................16
Securing the Microcontroller
.........................................................................................16
Unsecuring the Microcontroller.....................................................................................16
Software Unsecure.....................................................................................................17
JTAG Lockout Recovery
...........................................................................................17
MCU Mode Selection
........................................................................................................17
Normal Single Chip Mode.............................................................................................18
Secured Single Chip Mode
............................................................................................18
Normal Primary Bootloader Mode
................................................................................19
Secured Primary Bootloader Mode................................................................................19
Normal Expanded Mode................................................................................................19
Secured Expanded Mode
...............................................................................................20
Oscillator Type Selection...................................................................................................20
Nexus Port Selection..........................................................................................................20
External Bus Configuration
...............................................................................................21
Low Power Modes
.............................................................................................................21
Doze
...............................................................................................................................22
Run.................................................................................................................................22
Debug Mode
......................................................................................................................22
Chapter 3
Low Power Modes
3.1
3.2
3.3
3.4
3.5
3.6
3.7
3.8
Low Power Modes Introduction
........................................................................................23
Run Mode
..........................................................................................................................23
Doze Mode.........................................................................................................................23
Disabled Mode
...................................................................................................................24
System Wakeup..................................................................................................................25
Low Power Mode Differences from MAC71xx
................................................................25
Low Power Mode Summary
..............................................................................................26
Special Notes on Entering and Exiting Power Modes
.......................................................26
Chapter 4
Signal Description
4.1
Device Pinout.....................................................................................................................29
MAC7200 Microcontroller Family Reference Manual, Rev. 2
iv
Freescale Semiconductor
4.2
4.3
4.3.1
4.3.2
4.3.3
4.3.4
4.3.5
4.3.6
4.3.7
4.3.8
4.3.9
4.3.10
4.3.11
4.3.12
4.3.13
4.3.14
4.3.15
4.3.16
4.3.17
4.3.18
4.3.19
4.3.20
4.3.21
4.3.22
4.3.23
4.3.24
4.3.25
4.3.26
4.3.27
4.3.28
4.3.29
4.3.30
4.3.31
4.3.32
4.3.33
4.3.34
Signal Properties Summary
..............................................................................................33
Detailed Signal Descriptions
.............................................................................................39
EXTAL, XTAL — Oscillator Pins.................................................................................39
RESET — External Reset Pin
.......................................................................................39
XFC — PLL Loop Filter Pin
.........................................................................................39
TDI — Test Data In Pin.................................................................................................40
TDO — Test Data Output Pin........................................................................................40
TCK — Test Clock Pin..................................................................................................40
TMS — Test Mode Pin..................................................................................................40
PA[0:7] / DATA[0:7] — Port A I/O Pins and external Databus
....................................40
PA[8] / DATA[8] / PCS[4] — Port A I/O Pin, External Databus, and DSPI_B
............40
PA[9] / DATA[9] / PCS[3] / NEX1EVTI — Port A I/O Pin, External Databus,
DSPI_B and Nexus Primary
......................................................................................41
PA[10:15] / DATA[10:15] — Port A I/O Pins and external Databus
............................41
PB[0] / SDA / NEX1MCKO — Port B I/O Pin, IIC and Nexus Primary
.....................41
PB[1] / SCL / NEX1EVTO — Port B I/O Pin, IIC and Nexus Primary
.......................41
PB[2] / SIN_A / NEX1MSEO — Port B I/O Pin, DSPI_A and Nexus Primary...........41
PB[3] / SOUT_A / NEX1RDY — Port B I/O Pin, DSPI_A and Nexus Primary
.........42
PB[4] / SCK_A — Port B I/O Pin and DSPI_A............................................................42
PB[5] / PCS[0] / SS[0] — Port B I/O Pin and DSPI_A
................................................42
PB[6:7] / PCS[1:2] — Port B I/O Pin and DSPI_A
......................................................42
PB[8] / PCS[5] / PCSS — Port B I/O Pin and DSPI_A
................................................42
PB[9] / PCS0 / SS[1] / NEX1MDO — Port B I/O Pin, DSPI_B and Nexus Primary
..43
PB[10] / PCS[5] / PCSS — Port B I/O Pin and DSPI_B
..............................................43
PB[11] / PCS[2] / NEX1MDO — Port B I/O Pin, DSPI_B and Nexus Primary
..........43
PB[12] / PCS[1] — Port B I/O Pin and DSPI_B...........................................................43
PB[13] / SCK_B / NEX1MDO — Port B I/O Pin, DSPI_B and Nexus Primary
.........44
PB[14] / SOUT_B / NEX1MDO — Port B I/O Pin, DSPI_B and Nexus Primary.......44
PB[15] / SIN_B / NEX1MDO — Port B I/O Pin, DSPI_B and Nexus Primary...........44
PC[0:2] / ADDR[0:2] — Port C I/O Pins and External address bus
.............................44
PC[3] / ADDR[3] / NEX2EVTI — Port C I/O Pins, External Address Bus and Nexus
Secondary
..................................................................................................................44
PC[4] / ADDR[4] / NEX2MCKO — Port C I/O Pins, External Address Bus and
Nexus Secondary
.......................................................................................................45
PC[5] / ADDR[5] / NEX2EVTO — Port C I/O Pins, External Address Bus and Nexus
Secondary
..................................................................................................................45
PC[6] / ADDR[6] / NEX2MSEO — Port C I/O Pins, External Address Bus and Nexus
Secondary
..................................................................................................................45
PC[7] / ADDR[7] / NEX2RDY — Port C I/O Pins, External Address Bus and Nexus
Secondary
..................................................................................................................45
PC[8:15] / ADDR[8:15] / MDO[0:7] — Port C I/O Pins, External Address Bus and
Nexus Secondary
.......................................................................................................46
PD[0] / BWE[0] / MODB — Port D I/O Pin, External Bus Control & Mode
Selection
....................................................................................................................46
MAC7200 Microcontroller Family Reference Manual, Rev. 2
Freescale Semiconductor
v
京公网安备 11010802033920号
EEWORLD
