54122-804-12-1250R datasheet, PDF

54122-804-12-1250R: DescriptionBoard Stacking Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,; CategoryThe connector The connector; File Size66KB，1 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

54122-804-12-1250R Overview

Board Stacking Connector, 12 Contact(s), 2 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle,

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	Amphenol
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	UNSHROUDED
body width	0.19 inch
subject depth	0.492 inch
body length	1.2 inch
Body/casing type	RECEPTACLE
Connector type	BOARD STACKING CONNECTOR
Contact to complete cooperation	GOLD (15) OVER NICKEL
Contact completed and terminated	Tin/Lead (Sn/Pb) - with Nickel (Ni) barrier
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
contact mode	RECTANGULAR
Contact style	SQ PIN-SKT
DIN compliance	NO
Filter function	NO
IEC compliance	NO
Insulation resistance	5000000000 Ω
Insulator color	BLACK
insulator material	THERMOPLASTIC
JESD-609 code	e0
MIL compliance	NO
Manufacturer's serial number	54122
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Mixed contacts	NO
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	125 °C
Minimum operating temperature	-65 °C
Options	GENERAL PURPOSE
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Plating thickness	15u inch
Rated current (signal)	3 A
Guideline	UL, CSA
reliability	COMMERCIAL
Terminal length	0.12 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	12
UL Flammability Code	94V-0

PDM: Rev:G

STATUS:

Released

Printed: Jun 23, 2006

[FPGA Learning Series - Example 1 - Flowing Light]: There is no way, the running light is the first example of embedded system. This is the first example. The FPGA clock is 48MHZ, and two counters are used for counting. It is too simple to introduce. T...; ltbytyn FPGA/CPLD

New member reporting, welcome everyone's advice: I am an undergraduate student in school. I need to learn DSP in the laboratory. 2812. I am new to the ramp. I welcome all experts to teach me....; uestccwy DSP and ARM Processors

I have long wanted to attend the Freescale Technology Forum, and this time I finally have the chance.: [font=宋体][font=宋体]I have been working in the chip industry for several years and have attended many technical conferences, but I have never been to Freescale's technical forum. I have always wanted to...; Embedded System

Have a question about the display module?: A company has an interview question. It uses Samsung's 128S64AA1 display module and requires the Chinese display signal output to this module to be converted into an English display signal. I don't kn...; zhengyuyong Embedded System

AD9266 timing problem, please explain!!!!!!!!: The timing diagram of ADA9266 is as follows: [img]C:\Users\Administrator\Desktop\YWZ_FQE%HGJ73(@6@JSY6%5BV.jpg[/img] My understanding is: sample the odd eight bits of 16-bit data at the rising edge of...; zk1991zy FPGA/CPLD

RF board PCB process design specifications: RF board PCB process design specifications, this article comes from ZTE....; 造物工场 PCB Design

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components