530BB836M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530BB836M000DG

530BB836M000DG: DescriptionLVDS Output Clock Oscillator, 836MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530BB836M000DG Overview

LVDS Output Clock Oscillator, 836MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530BB836M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	836 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Designed circuit

Transistor AC Voltage Regulator Circuit

Simple miniature integrated FM wireless microphone circuit diagram

The most practical basic diagram circuit 11 - transistor automatic power limiting control circuit

STK435 power amplifier circuit

Sound excitation switch circuit

In-depth understanding of the compilation process of Android applications: [p=22, null, left][color=rgb(0, 0, 0)][font=微软雅黑, Verdana, sans-serif, 宋体]Nowadays, many people want to automate the compilation and packaging of Android projects, such as establishing a daily build s...; Wince.Android Linux and Android

Renesas Electronics RL78/G14 demo board low price 19.9 yuan free shipping: Activity page: [b][size=4][color=#ff0000] [EE Group] "Immediately" exciting [url=https://www.eeworld.com.cn/eetuan/20140121Renesas/index.php] Renesas Electronics RL78/G14 demo board low price group op...; 苏莎莎 Renesas Electronics MCUs

Problems encountered by novices when trying to make PCBs: I just learned AD10 a few days ago, and my friend sent me a schematic diagram and PCB diagram for me to practice. I encountered many problems: 1. I have already made the schematic library, but when ma...; 成车趁 PCB Design

Communication Post-State-Oriented Embedded Development Framework: First of all, I would like to state that the following are just my personal ideas. The specific feasibility and implementation still need to go through a lot of torture. When developing a single-chip ...; LQ77630 Embedded System

Anyone who has used CCS to compile MSP430G2, please come in, it's urgent! ! ! !: How to use CCS5.1 to view PWM waveform, the output IO ports are p2.2 and P2.3 respectively, please explain the specific operation:Sad: :Sad: :Sad: :Sad:...; starry22 Microcontroller MCU

MSP430F5438 study notes basic io: [p=26, null, left][color=#000][font=Arial]1. Familiar with the clock system of MSP430[/font][/color][/p][p=26, null, left][color=#000][font=Arial]2. Operate GPIO[/font][/color][/p][code]// Clock defau...; qinkaiabc Microcontroller MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components