530VA95M0000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530VA95M0000BG

530VA95M0000BG: DescriptionCMOS Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530VA95M0000BG Overview

CMOS Output Clock Oscillator, 95MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530VA95M0000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	95 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS
physical size	7.0mm x 5.0mm x 1.85mm
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

Multi-channel patrol detection control circuit a

Electric blanket, rice cooker timing circuit b

High energy efficiency, low cost, non-isolated 350mA/12V LED driver

Multi-place reversible stop, jog, start control circuit_1

Charger circuit diagram that automatically stops charging

Lithium-ion battery charging circuit

Request software anti-shake algorithm using AD sampling voltage zero crossing: When using AD to sample the power frequency voltage signal, after conditioning, the signal is sampled at 0.2V-2.8V for 50us. Because multiple zero-crossing signals may be sent by mistake due to interf...; 030332 Microcontroller MCU

I want to buy an ARM development board for Linux development. Can anyone recommend one?: I want to buy a Linux development board recently. Please recommend one to me if you have used one. It is best to be from the A8 or A9 series....; 瀚海扁舟 ARM Technology

NUCLEO-L4R5ZI First meeting: [i=s]This post was last edited by tianshuihu on 2018-1-11 22:59[/i] [i]Foreword[/i] [i]First of all, I would like to say sorry to the administrator @[color=#333333][backcolor=rgb(229, 237, 242)][size=...; tianshuihu stm32/stm8

BeagleBone peripheral circuit PCB is now available for pre-order!!!: [size=5][color=#ff00ff]In order to save everyone's time and share the development cost, BeagleBone peripheral circuit PCB is now available for pre-order. [/color][/size] [size=5][color=#ff00ff]Don't m...; chenzhufly DSP and ARM Processors

Is it possible to capture without starting the timer?: I want to ask if I want to use timer A to capture an external pulse signal, about 1 second per pulse. When the number of pulses reaches 5, an interrupt is triggered and the interrupt program is entere...; ltby00 Microcontroller MCU

Help: Question about vhdl algorithm [urgent]: I am a beginner. I have a question for you: I want to design a cyclic code encoding and decoding system. The encoding and decoding module needs to use multiplication and division as well as matrix ope...; twistle FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components