530AB864M000BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530AB864M000BGR

530AB864M000BGR: DescriptionLVPECL Output Clock Oscillator, 864MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB864M000BGR Overview

LVPECL Output Clock Oscillator, 864MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB864M000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	864 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

A power supply overheating protection circuit diagram

Modulator circuit using 4153 function generator

Circuit diagram of a regulated power supply with an output of 100V and 1.2A composed of thyristors

Voltage controlled bandpass filter circuit

Cordless phone encryption device circuit diagram

KA2311 (toy) radio remote control receiving control and regulating circuit

Multi-channel data acquisition: [i=s]This post was last edited by paulhyde on 2014-9-15 03:01[/i] Multi-channel data acquisitionMulti-channel data acquisition...; qshuangliang Electronics Design Contest

[Show samples] + Success after failure, let's learn from it: [i=s]This post was last edited by Pilizhihuo on 2014-8-6 20:04[/i] The sample I applied for today finally arrived as I was looking forward to it. This time, I applied for the sample and it went from f...; 霹雳之火 TI Technology Forum

I don’t understand the monitoring installation plan.: [i=s]This post was last edited by Moshifang on 2014-12-13 16:36[/i] This morning a customer called and asked the factory to install an analog camera. After lunch, I went to check the situation. I was ...; 莫氏坊 Industrial Control Electronics

【ST NUCLEO-G071RB Review】GPIO: [i=s]This post was last edited by lising on 2019-1-6 14:15[/i] The NUCLEO-G071RB development board used in this experiment is provided by [font=sans-serif][size=4][url=https://www.stmcu.com.cn/index.p...; lising stm32/stm8

LPC1114 Debug SSP: Unfortunately, LPC1114 only has one serial port, which is not very convenient to use. Now I adjust the SPI, which is called SSP communication here, to control the wireless chip to send data. It is not...; lanyu345 NXP MCU

I have a question: I am a DSP novice, and I have a question for everyone. How can I load my own program into the main program so that it can be called by the main program? Please explain the process in detail, thank you...; zhangxp DSP and ARM Processors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components