EEWORLDEEWORLDEEWORLD

Part Number

Search

LP24-44-FREQ9-15J1CB

Description
Parallel - Fundamental Quartz Crystal, 15MHz Min, 27MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP24-44-FREQ9-15J1CB Overview

Parallel - Fundamental Quartz Crystal, 15MHz Min, 27MHz Max, ROHS COMPLIANT PACKAGE-2

LP24-44-FREQ9-15J1CB Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypePARALLEL - FUNDAMENTAL
Drive level1000 µW
frequency stability0.01%
frequency tolerance15 ppm
JESD-609 codee3
load capacitance44 pF
Manufacturer's serial numberLP24
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency27 MHz
Minimum operating frequency15 MHz
Maximum operating temperature45 °C
Minimum operating temperature
physical sizeL10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance40 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
DSP Algorithm Series Tutorial Fixed-point Arithmetic Operations: From Floating-point to Fixed-point
High-level language: from floating point to fixed point When we write DSP simulation algorithms, for convenience, we usually use high-level languages (such as C language) to write simulation programs....
Jacktang DSP and ARM Processors
Received the X-NUCLEO-IKS01A3 sensor kit
I received the text message yesterday evening and immediately went to the collection point to pick up the express delivery after dinner. I opened the outer package and revealed the sensor kit (see the...
hujj ST Sensors & Low Power Wireless Technology Forum
sbc9261 control board, at91sam9261, high speed 240mhz, direct naked, provide full code
Features u Directly running (Linux and Windows CE operating systems are optional) u On-board integrated 64MB SDRAM, 256MB NandFlash (not soldered by default), 4-16MB NorFlash u 2 USB Host ports and 1 ...
szembed Buy&Sell
HardFault_Handler exception
[table=98%] [tr][td]I would like to ask you, I recently used MDK5.11 to write a program for STM32F103RC, but it inexplicably entered the HardFault_Handler abnormal interrupt. Now I am completely confu...
shipeng stm32/stm8
How did you first learn hardware design?
I am a newbie and haven't gotten started yet. Now I want to learn hardware, but I don't know where to start and what courses I should take. I hope you can give me some advice....
you168you Embedded System
FPGA reads and writes off-chip SDRAM
I want to know if I can write Verilog code to control the SDRAM controller in qsys to read and write SDRAM? If so, what are the methods?...
全部都是泡馍 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1120  1544  1611  2724  2527  23  32  33  55  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号