530KA1368M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530KA1368M00DG

530KA1368M00DG: DescriptionCMOS/TTL Output Clock Oscillator, 1368MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530KA1368M00DG Overview

CMOS/TTL Output Clock Oscillator, 1368MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KA1368M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1368 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Programmable frequency divider (division counter) circuit (n=114616)

Experimental power supply circuit diagram for students

Ed CFXB40-K70 computerized rice cooker circuit diagram

pulse width modulation circuit

RS232C serial communication interface circuit

1000m single tube oscillation FM transmitter circuit

Seeking simulation and process: 1. Review the literature on FPGA and stepper motors and complete the literature review. It is required to synthesize more than 15 literatures and meet the standards for writing literature synthesis. 2...; 火热的冰西瓜 FPGA/CPLD

ARM adds the wings of Wi-Fi to the microcontroller to enter the large market of micro-power wireless: [font=simsun, 宋体, sans-serif][size=14px]1. [b][url=http://www.libang.com/services/mcu_program.htm][b][color=#800080]The trend of wireless and networking of ARM microcontrollers. As the driving force b...; jamieyang MCU

Ask about the optimization of Xilinx ISE: A few days ago, I adjusted an algorithm that used shifting for multiplication and an error occurred. I used chipscope to observe and found that the FPGA optimized the first bit of the signal I defined...; qd0090 FPGA/CPLD

CCS6.1.3 serial number installation error?: Hello, I downloaded ccs6.1.3 offline from TI and I have a genuine license. After the installation is complete, an error message appears: 'generate free license' has encountered a problem. an literal e...; zhenglei Microcontroller MCU

Is it "reasonable..." to fly a kite made of your own photo?: Original post link: http://mc.dfrobot.com.cn/thread-275083-1-1.html http://mc.dfrobot.com.cn/thread-275083-1-1.html Not long ago, I found a Japanese guy named ARuFa who lives in people's hearts. Out o...; kikiwu DIY/Open Source Hardware

【764 Studio】Newly built section, exciting things are about to begin~~~: Under the leadership of youki12345, this section will bring you some original technologies and designs in the embedded field. We also hope that forum friends will support this section and share and co...; soso Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components