EEWORLDEEWORLDEEWORLD

Part Number

Search

LP24-SR-FREQ10-20J1JJ

Description
Series - Fundamental Quartz Crystal, 27MHz Min, 30MHz Max, ROHS COMPLIANT PACKAGE-2
CategoryPassive components    Crystal/resonator   
File Size92KB,6 Pages
ManufacturerPletronics
Environmental Compliance  
Download Datasheet Parametric View All

LP24-SR-FREQ10-20J1JJ Overview

Series - Fundamental Quartz Crystal, 27MHz Min, 30MHz Max, ROHS COMPLIANT PACKAGE-2

LP24-SR-FREQ10-20J1JJ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerPletronics
package instructionROHS COMPLIANT PACKAGE-2
Reach Compliance Codecompliant
Other featuresAT-CUT CRYSTAL; BULK
Ageing5 PPM/YEAR
Crystal/Resonator TypeSERIES - FUNDAMENTAL
Drive level1000 µW
frequency stability0.01%
frequency tolerance20 ppm
JESD-609 codee3
Manufacturer's serial numberLP24
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency30 MHz
Minimum operating frequency27 MHz
Maximum operating temperature80 °C
Minimum operating temperature-30 °C
physical sizeL10.8XB4.47XH2.5 (mm)/L0.425XB0.176XH0.098 (inch)
Series resistance35 Ω
surface mountNO
Terminal surfaceMatte Tin (Sn)
LP21 / LP24 / LP49 Series
Low Profile Crystal
February 2010
• The Pletronics’ LP49 Series is a low profile
thru-hole crystal
• Bulk packaging
• 3 MHz to 70 MHz
• HC-49/US
• AT Cut Crystal
LP21 0.082 (2.10mm) high
LP24 0.100 (2.50mm) high
LP49 0.140 (3.56mm) high
Pletronics Inc. certifies this device is in accordance with the
RoHS (2002/95/EC) and WEEE (2002/96/EC) directives.
Pletronics Inc. guarantees the device does not contain the following:
Cadmium, Hexavalent Chromium, Lead (<1000 ppm), Mercury, PBB’s, PBDE’s
Weight of the Device: 0.62 grams
Moisture Sensitivity Level: 1 As defined in J-STD-020C
Second Level Interconnect code: e1, e2 or e3
Electrical Specification:
Item
Frequency Range
Calibration Frequency Tolerance
Frequency Stability over OTR
Equivalent Series Resistance
(ESR)
Min
3
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
Drive Level
Shunt Capacitance
Aging per year
Specified Temperature Range
Storage Temperature Range
(C0)
-
-
-5
-40
-55
Max
70
-
-
200
150
120
100
80
70
60
50
40
35
100
80
60
1
7
+5
+85
+125
Unit
MHz
ppm
ppm
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
Ohms
mW
pF
ppm
o
o
Condition
AT cut
at +25
o
C + 3
o
C
_
see table on page 3 for
available options
LP49
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
LP49/LP24/LP21
3
rd
Overtone
Fundamental
3 MHz to 4 MHz
4 MHz to 5 MHz
5 MHz to 6 MHz
6 MHz to 7 MHz
7 MHz to 9 MHz
9 MHz to 10 MHz
10 MHz to 13 MHz
13 MHz to 15 MHz
15 MHz to 27 MHz
27 MHz to 30 MHz
27 MHz to 32 MHz
32 MHz to 50 MHz
50 MHz to 70 MHz
use 10 µW for testing
Pad to Pad capacitance
at +25
o
C + 3
o
C
_
see table on page 3 for available options
C
C
Product information is current as of publication date. The product conforms
to specifications per the terms of the Pletronics limited warranty. Production
processsing does not necessarily include testing of all parameters.
Copyright © 2010, Pletronics Inc.
PAL display FPGA implementation issues
I wrote a PAL interlaced display module on FPGA, using a 50HZ frame rate, generating composite blanking and composite synchronization control signals for odd and even fields, and sent them to DAV7123 ...
eeleader FPGA/CPLD
PULLUP in UCF reports an error during MAP
I am using XC6SLX9 chip, there is such a line in UCF: NET "A0SD"LOC = P33|PULLUP;This NET is used for the SDA pin of I2C, which usually needs to be pulled up, so it is written like this.But when MAPPI...
orta FPGA/CPLD
I am a newbie in electronics, can you recommend some useful electronic books or suggestions?
I have just started working in the electronic audio industry. Although I know some electronic principles, I am not proficient enough, especially circuit diagrams. I want to read some books in my spare...
Blindman Analog electronics
Can you send me a program to control ADS1605 with FPGA? Thanks
[table=98%,rgb(239, 245, 249)] [tr][td]If anyone has written this, please help me post it. Thanks in advance. QQ: [email]1099850660@qq.com[/email][/td][/tr] [/table]...
JasonnLee FPGA/CPLD
Regarding USB communication issues - waiting online...
I have a fire monitoring system that receives the monitored data through the serial port. Now I want to add the ability to receive the monitoring data through the USB interface. Now I don't know how t...
zy7786879 Embedded System
Regarding using AD to measure voltage (the voltage may be higher than the reference voltage) and requiring automatic range, is there any good way?
My idea is to use multiple channels and resistor voltage divider, but the problem is how to switch? Because no matter what switch is used, it seems that there will be a voltage drop on the main line, ...
tednick Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1866  2216  1388  2313  316  38  45  28  47  7 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号