531AB545M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531AB545M000DG

531AB545M000DG: DescriptionLVPECL Output Clock Oscillator, 545MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AB545M000DG Overview

LVPECL Output Clock Oscillator, 545MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AB545M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	545 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Novel small power DC motor speed regulating circuit

far field transmitter circuit

555 refrigerator power saver circuit

PWM mode current control mode circuit

820e computer motherboard circuit diagram_37

Grid settings in PCB design: The reasonable use of grid point system in PCB design can achieve twice the result with half the effort in PCB design. But what is reasonable?Many people think that the smaller the grid setting, the b...; fighting Analog electronics

Rookie question: How to modify WINCE’s DEFAULT LANGUAGE using an application?: How to use an application to modify the DEFAULT LANGUAGE of WINCE? I wrote the program as follows: unsigned short SLANGID = MAKELANGID(LANG_CHINESE,SUBLANG_CHINESE_SIMPLIFIED); wprintf(L"langid = %d,s...; akumax Embedded System

Urgently looking for: Beijing C++/C# Japanese project (can read Japanese, can write English) 8K per month (high score will help): Japanese project: C++/C# are both acceptable. More than 2 years of development experience. Foreign language requirements: Able to read sample books and Japanese technical articles. English requirement...; th_zhx Embedded System

Three ARM technologies you should pay attention to in 2017: [url=http://www.toutiao.com/a6373870288929358081/]Original address[/url] [align=left][color=#222222][font="][size=16px]As the world's leading IP supplier, ARM has thrived in the era of mobile devices ...; 白丁 ARM Technology

How does IAR WorkBench generate a burnable .hex file? [Help]: How does IAR WorkBench generate a burnable .hex file?I use XELTEX 3000U to burn a chip, but I can't find the option to burn it in IAR WorkBench? Can someone tell me,thank you very much!Do I need to us...; renrenren Microcontroller MCU

[Repost] Implementing gesture recognition: camera VS ultrasonic microphone?: 手势识别技术的走红离不开一批成功的体感游戏设备，各大半导体厂商推出不同原理的手势识别方案，其中应用最为广泛的是多在游戏设备中利用摄像头实现计算机视觉，但其他方案例如红外识别、电场识别、以及超声波识别也在不断推出新的产品与技术。之前或许您已经听说过利用超声波麦克风进行手势识别，但很多工程师可能还会认为这是停留在实验室的项目，事实上，利用超声波进行手势识别的方案已经相当成熟，而且有其独特的优势。数字...; azhiking Integrated technical exchanges

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components