DS2430AP+T datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> DS2430AP+T

DS2430AP+T: Description256 X 1 1-WIRE SERIAL EEPROM, PBCY3; Categorystorage; File Size634KB，16 Pages; ManufacturerDALLAS; Websitehttp://www.dalsemi.com

Download Datasheet Parametric Compare View All

DS2430AP+T Overview

256 X 1 1-WIRE SERIAL EEPROM, PBCY3

DS2430AP+T Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	3
Maximum operating temperature	85 Cel
Minimum operating temperature	-40 Cel
Maximum supply/operating voltage	6 V
Minimum supply/operating voltage	2.8 V
Rated supply voltage	5 V
maximum clock frequency	0.0163 MHz
Processing package description	TO-92, 3-PIN
state	ACTIVE
Craftsmanship	MOS
packaging shape	round
Package Size	cylindrical
Terminal form	THROUGH-hole
terminal coating	tin lead
Terminal location	BOTTOM
Packaging Materials	Plastic/Epoxy
Temperature level	INDUSTRIAL
memory width	1
organize	256 × 1
storage density	256 deg
operating mode	ASYNCHRONOUS
Number of digits	256 words
Number of digits	256
Memory IC type	1-wire serial electrically erasable read-only memory
serial parallel	serial
Maximum TWC of write cycle	10 ms

Preview

Download Datasheet

View All

DS2430A

256-Bit 1-Wire EEPROM

www.maxim-ic.com

FEATURES

256-bit Electrically Erasable Programmable

Read Only Memory (EEPROM) plus 64-bit

one-time programmable application register

Unique, factory-lasered and tested 64-bit

registration number (8-bit family code + 48-bit

serial number + 8-bit CRC tester) assures

absolute identity because no two parts are alike

Built-in multidrop controller ensures

compatibility with other MicroLAN products

EEPROM organized as one page of 32 bytes

for random access

Reduces control, address, data, and power to a

single data pin

Directly connects to a single port pin of a

microprocessor and communicates at up to

16.3kbits per second

8-bit family code specifies DS2430A

communication requirements to reader

Presence detector acknowledges when reader

first applies voltage

Low cost TO-92 or 6-pin TSOC and Flip Chip

surface mount package

Reads and writes over a wide voltage range of

2.8V to 6.0V from -40°C to +85°C

PIN ASSIGNMENT

TO-92

DALLAS

DS2430A

1 2 3

BOTTOM VIEW

See Mech.

Drawings Section

PIN DESCRIPTION

Pin 1

Pin 2

Pin 3

Pin 4

Pin 5

Pin 6

TO-92

Ground

Data

––––

TSOC

Ground

Data

ORDERING INFORMATION

DS2430A

TO-92 Package

DS2430AP

6-pin TSOC Package

DS2430A/T&R

TO-92 Package, Tape & Reel

DS2430AP/T&R TSOC Package, Tape & Reel

DS2430A+

TO-92 Package

DS2430AP+

6-pin TSOC Package

DS2430A+T&R

TO-92 Package, Tape & Reel

DS2430AP+T&R TSOC Package, Tape & Reel

DS2430AX

Flip Chip, 10k Tape & Reel

DS2430AX-S

Flip Chip, 2.5k Tape & Reel

+ Indicates lead-free compliance.

NOTE:

The leads of TO-92 packages on tape-

and-reel are formed to approximately 100 mil

(2.54 mm) spacing. For details refer to drawing

56-G0006-003.

1 of 16

TSOC PACKAGE

TOP VIEW

3.7mm x 4.0mm x 1.5mm

See Mech.

Drawing Section

Flip Chip, Top View

with Laser Mark,

Contacts Not Visible.

“rrd” = Revision/Date

#xx = Lot Number

See

56-G7016-001

for

package outline.

SIDE VIEW

2430A

rrd#xx

Flip Chip

Ground

Data

––––

080807

DS2430A

DESCRIPTION

The DS2430A 256-bit 1-Wire EEPROM identifies and stores relevant information about the product to

which it is associated. This lot or product specific information can be accessed with minimal interface, for

example a single port pin of a microcontroller. The DS2430A consists of a factory-lasered registration

number that includes a unique 48-bit serial number, an 8-bit CRC, and an 8-bit Family Code (14h) plus

256 bits of user-programmable EEPROM and a 64-bit one-time programmable application register. The

power to read and write the DS2430A is derived entirely from the 1-Wire

communication line. Data is

transferred serially via the 1-Wire protocol, which requires only a single data lead and a ground return.

The 48-bit serial number that is factory-lasered into each DS2430A provides a guaranteed unique identity

that allows for absolute traceability. The TO-92 and TSOC packages provide a compact enclosure that

allows standard assembly equipment to handle the device easily for attachment to printed circuit boards

or wiring. Typical applications include storage of calibration constants, board identification, and product

revision status.

64-BIT LASERED ROM

1-Wire and iButton are registered trademarks of Dallas Semiconductor.

Each DS2430A contains a unique ROM code that is 64 bits long. The first 8 bits are a 1-Wire family code

(14h). The next 48 bits are a unique serial number. The last 8 bits are a CRC of the first 56 bits. (Figure

3). The 1-Wire CRC is generated using a polynomial generator consisting of a shift register and XOR

gates as shown in Figure 4. The polynomial is X

+ X

+ 1. Additional information about the Dallas

1-Wire Cyclic Redundancy Check is available in

Application Note 27.

The shift register bits are

initialized to 0. Then starting with the least significant bit of the family code, one bit at a time is shifted

in. After the 8

bit of the family code has been entered, then the serial number is entered. After the 48

bit of the serial number has been entered, the shift register contains the CRC value. Shifting in the 8 bits

of CRC should return the shift register to all 0s.

The block diagram in Figure 1 shows the relationships between the major control and memory sections of

the DS2430A. The DS2430A has four main data components: 1) 64-bit lasered ROM, 2) 256-bit

EEPROM data memory with scratchpad, 3) 64-bit one-time programmable application register with

scratchpad and 4) 8-bit status memory. The hierarchical structure of the 1-Wire protocol is shown in

Figure 2. The bus master must first provide one of the four ROM Function Commands: 1) Read ROM, 2)

Match ROM, 3) Search ROM, 4) Skip ROM. The protocol required for these ROM Function Commands

is described in Figure 8. After a ROM Function Command is successfully executed, the memory

functions become accessible and the master can provide any one of the four memory function commands.

The protocol for these memory function commands is described in Figure 6. All data is read and written

least significant bit first.

2 of 16

OVERVIEW

DS2430A

MEMORY

The memory of the DS2430A consists of three separate sections, called data memory, application

intermediate storage area called scratchpad that acts as a buffer when writing to the device. The data

memory can be read and written as often as desired. The application register, however, is one-time

programmable only. Once the application register is programmed, it is automatically write protected. The

status register will indicate if the application register is already locked or if it is still available for storing

data. As long as the application register is unprogrammed, the status register will read FFh. Copying data

from the register scratchpad to the application register will clear the 2 least significant bits of the status

DS2430A MEMORY MAP

Figure 5

WRITE SCRATCHPAD [0Fh]

After issuing the Write Scratchpad command, the master must first provide a 1-byte address, followed by

the data to be written to the scratchpad for the data memory. The DS2430A will automatically increment

the address after every byte it received. After having received a data byte for address 1Fh, the address

counter will wrap around to 00h for the next byte and writing continues until the master sends a Reset

Pulse.

READ SCRATCHPAD [AAh]

This command is used to verify data previously written to the scratchpad before it is copied into the final

storage EEPROM memory. After issuing the Read Scratchpad command, the master must provide the 1-

byte starting address from where data is to be read. The DS2430A will automatically increment the

address after every byte read by the master. After the data of address 1Fh has been read, the address

counter will wrap around to 00h for the next byte and reading continues until the master sends a Reset

Pulse.

The Memory Function Flow Chart (Figure 6) describes the protocols necessary for accessing the different

memory sections of the DS2430A. An example is shown later in this document.

MEMORY FUNCTION COMMANDS

5 of 16

DS2430AP+T Related Products

	DS2430AP+T	DS2430A/T&R	DS2430AP+T&R	DS2430AP/T&R	DS2430A+T&R	DS2430A+R
Description	256 X 1 1-WIRE SERIAL EEPROM, PBCY3	256 X 1 1-WIRE SERIAL EEPROM, PBCY3	256 X 1 1-WIRE SERIAL EEPROM, PBCY3	256 X 1 1-WIRE SERIAL EEPROM, PBCY3	256 X 1 1-WIRE SERIAL EEPROM, PBCY3	256 X 1 1-WIRE SERIAL EEPROM, PBCY3
Number of functions	1	1	1	1	1	1
Number of terminals	3	3	3	3	3	3
Maximum operating temperature	85 Cel	85 Cel	85 Cel	85 Cel	85 Cel	85 Cel
Minimum operating temperature	-40 Cel	-40 Cel	-40 Cel	-40 Cel	-40 Cel	-40 Cel
Maximum supply/operating voltage	6 V	6 V	6 V	6 V	6 V	6 V
Minimum supply/operating voltage	2.8 V	2.8 V	2.8 V	2.8 V	2.8 V	2.8 V
Rated supply voltage	5 V	5 V	5 V	5 V	5 V	5 V
maximum clock frequency	0.0163 MHz	0.0163 MHz	0.0163 MHz	0.0163 MHz	0.0163 MHz	0.0163 MHz
Processing package description	TO-92, 3-PIN	TO-92, 3-PIN	TO-92, 3-PIN	TO-92, 3-PIN	TO-92, 3-PIN	TO-92, 3-PIN
state	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE	ACTIVE
Craftsmanship	MOS	MOS	MOS	MOS	MOS	MOS
packaging shape	round	round	round	round	round	round
Package Size	cylindrical	cylindrical	cylindrical	cylindrical	cylindrical	cylindrical
Terminal form	THROUGH-hole	THROUGH-hole	THROUGH-hole	THROUGH-hole	THROUGH-hole	THROUGH-hole
terminal coating	tin lead	tin lead	tin lead	tin lead	tin lead	tin lead
Terminal location	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM	BOTTOM
Packaging Materials	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy	Plastic/Epoxy
Temperature level	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL	INDUSTRIAL
memory width	1	1	1	1	1	1
organize	256 × 1	256 × 1	256 × 1	256 × 1	256 × 1	256 × 1
storage density	256 deg	256 deg	256 deg	256 deg	256 deg	256 deg
operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Memory IC type	1-wire serial electrically erasable read-only memory	1-wire serial electrically erasable read-only memory	1-wire serial electrically erasable read-only memory	1-wire serial electrically erasable read-only memory	1-wire serial electrically erasable read-only memory	1-wire serial electrically erasable read-only memory
serial parallel	serial	serial	serial	serial	serial	serial
Maximum TWC of write cycle	10 ms	10 ms	10 ms	10 ms	10 ms	10 ms
Number of digits	256	256	256	256	256	256

Recommended Resources

Inverter power circuit diagram

Little Swan CXW-230-99B single-wheel range hood circuit diagram

Songhua, Zhonghua CFXB15H-CFXB65H heat preservation automatic rice cooker circuit diagram

Cold junction compensation thermocouple circuit

Basic circuit of electric mosquito swatter

2.34kHz sine wave oscillation circuit

TI Training Center Online: There are a lot of resources, including content on processors and signal chains, but they are all in English...; wstt TI Technology Forum

Give win10 tablet a standard USB+ charging: [align=left]March 8, 2017[/align][align=left]First, let's talk about why there is a problem like the title. Last year, I applied for a project at school and I'm about to start it. Now I'm a junior, th...; 11044755967 DIY/Open Source Hardware

What are the capacitance and resistance in the relay spark extinguishing circuit?: As shown in the figure, the voltage of the micro relay coil is 12V, and it controls an AC 220 AC appliance. The power of the appliance (micro motor) is 20W. The capacitor and resistor connected betwee...; wh8010jky 51mcu

How to transplant F28335 in ucos2?: Hey guys, I just started to contact ucos porting. In the compilation of CCS3.3, there are undefined symbol errors. The undefined symbols include OSCtxSw, OSIntCtxSw, etc., which are all defined in the...; hats66498 Real-time operating system RTOS

Undertake electronic/electrical product development (Zhejiang, Shanghai): This team is located in Hangzhou, and undertakes the design, development and production of various digital and analog circuits for Zhejiang's small and medium-sized electronic enterprises; Development...; sapt Embedded System

STM32F7 design team recruits teammates: [size=5]I hope to develop, learn and make progress together with friends who want to learn STM32F7. [/size] [size=5]Those who have used STM32 or other MCUs for related development, or friends with rel...; fan5223 stm32/stm8

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components