D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
®
HI-506A, HI-507A, HI-508A, HI-509A
Data Sheet
October 30, 2007
FN3143.6
16-Channel, 8-Channel, Differential
8-Channel and Differential 4-Channel,
CMOS Analog MUXs with Active
Overvoltage Protection
The HI-506A, HI-507A, HI-508A and HI-509A are analog
multiplexers with active overvoltage protection. Analog input
levels may greatly exceed either power supply without
damaging the device or disturbing the signal path of other
channels. Active protection circuitry assures that signal
fidelity is maintained even under fault conditions that would
destroy other multiplexers. Analog inputs can withstand
constant 70V
P-P
levels with
±15V
supplies. Digital inputs will
also sustain continuous faults up to 4V greater than either
supply. In addition, signal sources are protected from short
circuiting should multiplexer supply loss occur. Each input
presents 1kΩ of resistance under this condition. These
features make the HI-506A, HI-507A, HI-508A and HI-509A
ideal for use in systems where the analog inputs originate
from external equipment, or separately powered circuitry. All
devices are fabricated with 44V dielectrically isolated CMOS
technology. The HI-506A is a single 16-channel multiplexer,
the HI-507A is an 8-channel differential multiplexer, the
HI-508A is a single 8-channel multiplexer and the HI-509A is
a differential 4-channel multiplexer. If input overvoltage
protection is not needed the HI-506/507/508/509
multiplexers are recommended. For further information see
Application Note AN520.
Features
• Analog Overvoltage . . . . . . . . . . . . . . . . . . . . . . . . 70V
P-P
• No Channel Interaction During Overvoltage
• Maximum Power Supply . . . . . . . . . . . . . . . . . . . . . . 44V
• Fail Safe with Power Loss (No Latch-Up)
• Break-Before-Make Switching
• Analog Signal Range . . . . . . . . . . . . . . . . . . . . . . . .
±15V
• Access Time. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 500ns
• Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . 7.5mW
• Pb-Free Available (RoHS Compliant)
Applications
• Data Acquisition Systems
• Industrial Controls
• Telemetry
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774
|
Intersil (and design) is a trademark of Intersil Americas Inc.
Copyright © Intersil Americas Inc. 2003, 2004, 2007. All Rights Reserved
HI-506A, HI-507A, HI-508A, HI-509A
Ordering Information
PART
NUMBER
HI1-0506A-2
HI1-0506A-5
HI1-0506A-8
HI3-0506A-5
HI3-0506A-5Z (Note 1)
HI3-0507A-5
HI3-0507A-5Z (Note 1)
HI1-0508A-8
HI3-0508A-5
HI3-0508A-5Z (Note 1)
HI1-0509A-2
HI1-0509A-5
HI1-0509A-8
HI3-0509A-5
HI3-0509A-5Z (Note 1)
NOTES:
1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte
tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations.
Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC
J STD-020.
2. Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
PART MARKING
HI1-506A-2
HI1-506A-5
HI1-506A-8
HI3-506A-5
HI3-506A-5Z
HI3-507A-5
HI3-507A-5Z
HI1-508A-8
HI3-508A-5
HI3-508A-5Z
HI1-509A-2
HI1-509A-5
HI1-509A-8
HI3-509A-5
HI3-509A-5Z
TEMP. RANGE (°C)
-55 to +125
0 to +75
-55 to +125
+ 160 Hour Burn-In
0 to +75
0 to +75
0 to +75
0 to +75
-55 to +125
+ 160 Hour Burn-In
0 to +75
0 to +75
-55 to +125
0 to +75
-55 to +125
+ 160 Hour Burn-In
0 to +75
0 to +75
PACKAGE
28 Ld CERDIP
28 Ld CERDIP
28 Ld CERDIP
28 Ld PDIP
28 Ld PDIP (Note 2) (Pb-free)
28 Ld PDIP
28 Ld PDIP (Note 2) (Pb-free)
16 Ld CERDIP
16 Ld PDIP
16 Ld PDIP (Note 2) (Pb-free)
16 Ld CERDIP
16 Ld CERDIP
16 Ld CERDIP
16 Ld PDIP
16 Ld PDIP (Note 2) (Pb-free)
PKG. DWG. #
F28.6
F28.6
F28.6
E28.6
E28.6
E28.6
E28.6
F16.3
E16.3
E16.3
F16.3
F16.3
F16.3
E16.3
E16.3
2
FN3143.6
October 30, 2007
HI-506A, HI-507A, HI-508A, HI-509A
Pinouts
HI-506A (CERDIP, PDIP)
TOP VIEW
+V
SUPPLY
1
NC 2
NC 3
IN 16 4
IN 15 5
IN 14 6
IN 13 7
IN 12 8
IN 11 9
IN 10 10
IN 9 11
GND 12
V
REF
13
ADDRESS A
3
14
28 OUT
27 -V
SUPPLY
26 IN 8
25 IN 7
24 IN 6
23 IN 5
22 IN 4
21 IN 3
20 IN 2
19 IN 1
18 ENABLE
17 ADDRESS A
0
16 ADDRESS A
1
15 ADDRESS A
2
+V
SUPPLY
1
OUT B 2
NC 3
IN 8B 4
IN 7B 5
IN 6B 6
IN 5B 7
IN 4B 8
IN 3B 9
IN 2B 10
IN 1B 11
GND 12
V
REF
13
NC 14
HI-507A (PDIP)
TOP VIEW
28 OUT A
27 -V
SUPPLY
26 IN 8A
25 IN 7A
24 IN 6A
23 IN 5A
22 IN 4A
21 IN 3A
20 IN 2A
19 IN 1A
18 ENABLE
17 ADDRESS A
0
16 ADDRESS A
1
15 ADDRESS A
2
HI-508A (CERDIP, PDIP)
TOP VIEW
A
0
1
ENABLE 2
-V
SUPPLY
3
IN 1 4
IN 2 5
IN 3 6
IN 4 7
OUT 8
16 A
1
15 A
2
14 GND
13 +V
SUPPLY
12 IN 5
11 IN 6
10 IN 7
9 IN 8
HI-509A (CERDIP, PDIP)
TOP VIEW
A
0
1
ENABLE 2
-V
SUPPLY
3
IN 1A 4
IN 2A 5
IN 3A 6
IN 4A 7
OUT A 8
16 A
1
15 GND
14 +V
SUPPLY
13 IN 1B
12 IN 2B
11 IN 3B
10 IN 4B
9 OUT B
3
FN3143.6
October 30, 2007
HI-506A, HI-507A, HI-508A, HI-509A
Truth Tables
HI-506A
A
3
X
L
L
L
L
L
L
L
L
H
H
H
H
H
H
H
H
A
2
X
L
L
L
L
H
H
H
H
L
L
L
L
H
H
H
H
A
1
X
L
L
H
H
L
L
H
H
L
L
H
H
L
L
H
H
A
0
X
L
H
L
H
L
H
L
H
L
H
L
H
L
H
L
H
EN
L
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
H
“ON” CHANNEL
None
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
A
1
X
L
L
H
H
A
0
X
L
H
L
H
HI-509A
EN
L
H
H
H
H
“ON” CHANNEL PAIR
None
1
2
3
4
A
2
X
L
L
L
L
H
H
H
H
A
1
X
L
L
H
H
L
L
H
H
A
0
X
L
H
L
H
L
H
L
H
HI-508A
EN
L
H
H
H
H
H
H
H
H
“ON” CHANNEL
None
1
2
3
4
5
6
7
8
HI-507A
A
2
X
L
L
L
L
H
H
H
H
A
1
X
L
L
H
H
L
L
H
H
A
0
X
L
H
L
H
L
H
L
H
EN
L
H
H
H
H
H
H
H
H
“ON” CHANNEL PAIR
None
1
2
3
4
5
6
7
8
4
FN3143.6
October 30, 2007
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
