NCP5222
High Performance
Dual-Channel / Two-Phase
Synchronous Buck
Controller for Notebook
Power System
The NCP5222, a fast−transient−response and high−efficiency
dual−channel / two−phase buck controller with built−in gate drivers,
provides multifunctional power solutions for notebook power system.
180° interleaved operation between the two channels / phases has a
capability of reducing cost of the common input capacitors and
improving noise immunity. The interleaved operation also can reduce
cost of the output capacitors with the two−phase configuration. Input
supply voltage feedforward control is employed to deal with wide
input voltage range. On−line programmable and automatic
power−saving control ensures high efficiency over entire load range.
Fast transient response reduces requirement on the output filters. In the
dual−channel operation mode, the two output power rails are regulated
individually. In the two−phase operation mode, the two output power
rails are connected together by an external switch and current−sharing
control is enabled to balance power delivery between phases.
Features
http://onsemi.com
MARKING
DIAGRAM
1
QFN28
CASE 485AR
N5222
ALYWG
G
A
L
Y
W
G
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
(Note: Microdot may be in either location)
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
Wide Input Voltage Range: 4.5 V to 27 V
Adjustable Output Voltage Range: 0.8 V to 3.3 V
Option for Dual−Channel and Two−Phase Modes
Fixed Nominal Switching Frequency: 300 kHz
180° Interleaved Operation Between the Two Channels in
Continue−Conduction−Mode (CCM)
Adaptive Power Control
Input Supply Voltage Feedforward Control
Transient−Response−Enhancement (TRE) Control
Resistive or Inductor’s DCR Current Sensing
0.8% Internal 0.8 V Reference
Internal 1 ms Soft−Start
Output Discharge Operation
Built−in Adaptive Gate Drivers
Input Supplies Undervoltage Lockout (UVLO)
Output Overvoltage and Undervoltage Protections
Accurate Over Current Protection
Thermal Shutdown Protection
QFN−28 Package
This is a Pb−Free Device
PIN CONNECTIONS
7
ICS2
6
FB2
5
COMP2
4
VIN
3
COMP1
2
FB1
1
ICS1
CS1−/ 28
Vo1
CS1+ 27
NCP5222
AGND
29
EN1/ 26
S KIP1
BST1 25
DH1 24
SWN1 23
P GOOD2
P GOOD1
DL1 22
P GND1
21
8
9
CS2−/
Vo2
CS2+
10 EN2/
SKIP2
11 BST2
12 DH2
13 SWN2
14 DL2
P GND2
DRV S /
2CH
18
15
16
17
V CCP
19
V CC
20
(Top View)
ORDERING INFORMATION
Device
NCP5222MNR2G
Package
QFN28
(Pb−Free)
Shipping
†
4000 /
Tape & Reel
Typical Applications
•
CPU Chipsets Power Supplies
•
Notebook Applications
©
Semiconductor Components Industries, LLC, 2010
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
November, 2010
−
Rev. 1
1
Publication Order Number:
NCP5222/D
NCP5222
PIN DESCRIPTION
Pin
No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
Symbol
ICS1
FB1
COMP1
VIN
COMP2
FB2
ICS2
CS2−/
Vo2
CS2+
EN2 /
Skip2
BST2
DH2
SWN2
DL2
PGND2
PGOOD2
VCC
DRVS /
2CH
VCCP
PGOOD1
PGND1
DL1
SWN1
DH1
BST1
EN1 /
Skip1
CS1+
CS1−/
Vo1
AGND
Descriptions
Current−Sense Output 1. Output of the current−sense amplifier of channel 1.
Feedback 1. Output voltage feedback of channel 1.
COMP1. Output of the error amplifier of channel 1.
Vin. Input supply voltage monitor input.
COMP2. Output of the error amplifier of channel 2.
Feedback 2. Output voltage feedback of channel 2.
Current−Sense Output 2. Output of the current−sense amplifier of channel 2.
Current Sense 2−. Inductor current differential sense inverting input of Channel 2. Output Voltage 2. Connection
to output of Channel 2.
Current Sense 2+. Inductor current differential sense non−inverting input of Channel 2.
Enable 2. Enable logic input of Channel 2. Skip 2. Power−saving operation (FPWM and Skip) programming pin
of Channel 2.
BOOTSTRAP Connection 2.Channel 2 high−side gate driver input supply, a bootstrap capacitor connection
between SWN2 and this pin.
High−Side Gate Drive 2. Gate driver output of the high−side N−Channel MOSFET for channel 2.
Switch Node 2. Switch node between the high−side MOSFET and low−side MOSFET of Channel 2.
Low−Side Gate Drive 2. Gate driver output of the low−side N−Channel MOSFET for channel 2.
Power Ground 2. Ground reference and high−current return path for the low−side gate driver of channel 2.
Power GOOD 2. Power good indicator of the output voltage of channel 2. (Open drained)
VCC. This pin powers the control section of IC.
Gate Driver for Switch. Gate driver output for the external switch in dual−phase configuration. Dual−Channel.
Dual−channel configuration programming pin.
VCC Power. This pin powers internal gate drivers.
Power GOOD 1. Power good indicator of the output voltage of channel 1. (Open drained)
Power Ground 1. Ground reference and high−current return path for the low−side gate driver of channel 1.
Low−Side Gate Drive 1. Gate driver output of the low−side N−Channel MOSFET for channel 1.
Switch Node 1. Switch node between the high−side MOSFET and low−side MOSFET of Channel 1.
High−Side Gate Drive 1. Gate driver output of the high−side N−Channel MOSFET for channel 1.
BOOTSTRAP Connection 1. Channel 1 high−side gate driver input supply, a bootstrap capacitor connection
between SWN1 and this pin.
Enable 1. Enable logic input of Channel 1. Skip 1. Power−saving operation (FPWM and Skip) programming pin
of Channel 1.
Current Sense 1+. Inductor current differential sense non−inverting input of Channel 1.
Current Sense 1−. Inductor current differential sense inverting input of Channel 1. Output Voltage 1. Connection
to output of Channel 1.
Analog Ground. Low noise ground for control section of IC.
http://onsemi.com
5
Microcontroller MCU
京公网安备 11010802033920号
EEWORLD
