EEWORLDEEWORLDEEWORLD

Part Number

Search

530KC1343M00DGR

Description
CMOS/TTL Output Clock Oscillator, 1343MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530KC1343M00DGR Overview

CMOS/TTL Output Clock Oscillator, 1343MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KC1343M00DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency1343 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
The receive interrupt has never been entered, but there is a value in the receive interrupt array register
I set a power-off receiving interrupt, and I have been waiting for it since the program started. Unfortunately, it has never entered the interrupt. But the strange thing is that there are values in th...
面纱如雾 Microcontroller MCU
Show the WEBENCH design process + a set of multi-power supply ±18V, 9V, 5V, 4V voltage design
[i=s]This post was last edited by qwqwqw2088 on 2014-8-2 23:02[/i] 1. Design topic: A set of multi-power supply ±18V, 9V, 5V, 4V voltage design 2. Design process Login interface [url=http://www.ti.com...
qwqwqw2088 Analogue and Mixed Signal
Please teach me the implementation principle and related information of virtual disk technology
The relationship between the diskless client's memory and the server's disk image file is established, but how do they correspond, what is the format, and how are they not limited by the size of physi...
cdj86cdj86 Embedded System
Getting started with MSP430
In the past, I played with 51 and AVR. The low power consumption of 430 has always been a legend. I participated in the recent group purchase of LaunchPad. After testing it, I was full of praise for t...
leevalour Microcontroller MCU
Solution to TI cc2538 serial port failure to program and bootloader failure to enter
When using the serial port to burn a program in Ubuntu, an error occurs halfway through. Restarting does not solve the problem. The bootloader cannot be entered and the message "Sync error" keeps appe...
灞波儿奔 Microcontroller MCU
About LPC1768's RTC
In which register is the Power Selector of the RTC in the picture controlled? I didn't find it when I looked through the datasheet!...
墨秋晓 NXP MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1491  571  2656  1406  2053  31  12  54  29  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号