EEWORLDEEWORLDEEWORLD

Part Number

Search

8LT5-21F11PNM

Description
MIL Series Connector,
CategoryThe connector    The connector   
File Size98KB,1 Pages
ManufacturerEsterline Technologies Corporation
Download Datasheet Parametric View All

8LT5-21F11PNM Overview

MIL Series Connector,

8LT5-21F11PNM Parametric

Parameter NameAttribute value
MakerEsterline Technologies Corporation
Reach Compliance Codeunknown
Connector typeMIL SERIES CONNECTOR
8LT Series
MIL-DTL-38999 Series I
Type 2 - Short square flange receptacle (not accepting backshell)
A
B
4 holes ØH
Panel cut out
Ø
ØD
ØC
K
F
E
G
J
Shell
size
09
1
1
1
3
15
1
7
1
9
21
23
25
A
Min
Max
Min
B
20.71 20.83
5.40
19.96 20.08
6.1
5
ØC
Max Min Max
1
4.40
1
4.53
1
7.65
1
7.78
21.40
21.59
5.55
24.65
24.77
27.82 27.94
29.24 30.66
33.70 33.83
6.35
36.92 37.00
40.06 40.18
ØD
E
Min Max Min Max
9.85 9.95
1
2.80 1
2.90
16.00 16.10
2.1
4
2.54
18.95 19.05
22.10 22.20
25.10 25.20
28.25 28.35
31.40
31.50
2.90 3.30
34.60 34.70
F
18.26
20.62
23.01
24.61
26.97
29.36
31.75
34.93
38.10
G
Min
23.70
26.05
28.50
30.85
33.20
36.40
39.55
42.75
46.00
Max
24.30
26.70
29.05
31.45 3.25
33.80
37.00
40.1
5
43.35
3.73
46.50
ØH
Min Max
J
4 holes ØL
J
ØK
ØL
18.26
20.62
23.01
3.35
24.61
26.97
29.36
31.75
34.92
3.83
38.10
16.66
20.22
23.42
26.59 3.25
30.96
32.94
36.1
2
39.29
3.91
42.47
Type 5 - Plug with RFI shielding
Type 15 - Plug with RFI shielding (not accepting backshell)
B
A
B
See Detail p.22
Type 5
Shell size
A
Max
Min
B
Max
09
21.80
31.28
31.35
1
1
25.00
31.28
31.35
1
3
29.30
31.28
31.35
Type 5 and 1
5
15
32.50
31.28
31.35
1
7
35.70
31.28
31.35
Type 1
5
1
9
38.50
31.28
31.35
21
41.70
31.28
31.35
23
43.85
31.28
31.35
25
48.00
31.28
31.35
Note: All dimensions are in millimeters (mm)
© 201 - SOURIAU
3
21
Please help me, why can't the HEX digital tube and OUTS simulation be done? A novice needs help.
module dj (clk_27m,rst_n,fangxiang,sudu,outf,outs,count_gd,HEX1,HEX2,HEX3,HEX4);input clk_27m;input rst_n;input fangxiang;input sudu;input count_gd;output outf,outs;output [6:0]HEX1,HEX2,HEX3,HEX4;reg...
关耳008 FPGA/CPLD
The problem of signal output affecting the circuit!
I encountered a strange problem. If I assign a signal in the circuit to an output pin, the logic of the entire circuit is wrong. (If it is not output, the logic is correct when observed through other ...
eeleader FPGA/CPLD
A low power consumption reference voltage circuit operating in subthreshold region
A low power consumption reference voltage circuit operating in subthreshold region...
linda_xia Analog electronics
Playing with Zynq Serial 44——[ex63] Image smoothing processing of MT9V034 camera
1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...
ove学习使我快乐 FPGA/CPLD
Need code urgently
Can anyone tell me the code to collect carbon monoxide concentration?...
懵懂的小孩子 51mcu
[2022 Digi-Key Innovation Design Competition] Material Unboxing STM32H745I-DISCO
First of all, I would like to thank Digi-KeyEEWORLD for providing the opportunity. I placed an order with Digi-Key on the evening of June 15th, and received a notification from SF-Express on the 27th ...
Juggernaut DigiKey Technology Zone

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 916  585  1593  1297  2681  19  12  33  27  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号