= –5V, using internal reference and the 50Ω input resistor shown in Figure 4b, unless otherwise specified.
ADS7819P, U
PARAMETER
RESOLUTION
ANALOG INPUT
Voltage Range
Impedance
Capacitance
THROUGHPUT SPEED
Conversion Time
Complete Cycle
Throughput Rate
DC ACCURACY
Integral Linearity Error
Differential Linearity Error
No Missing Codes
Transition Noise
(2)
Full Scale Error
(3, 4)
Full Scale Error Drift
Full Scale Error
(3, 4)
Full Scale Error Drift
Bipolar Zero Error
(3)
Bipolar Zero Error Drift
Power Supply Sensitivity
(+V
DIG
= +V
ANA
= V
D
)
AC ACCURACY
Spurious-Free Dynamic Range
Total Harmonic Distortion
Signal-to-(Noise+Distortion)
Signal-to-Noise
Usable Bandwidth
(6)
SAMPLING DYNAMICS
Aperture Delay
Aperture Jitter
Transient Response
Overvoltage Recovery
(7)
REFERENCE
Internal Reference Voltage
Internal Reference DC Source Current
(External load should be static)
Internal Reference Drift
External Reference Voltage Range
For Specified Linearity
External Reference Current Drain
DIGITAL INPUTS
Logic Levels
V
IL
V
IH
I
IL
I
IH
DIGITAL OUTPUTS
Data Format
Data Coding
V
OL
V
OH
Leakage Current
Output Capacitance
DIGITAL TIMING
Bus Access Time
Bus Relinquish Time
±2.5
3.1
5
940
Acquire & Convert
800
±1
±1
Guaranteed
0.1
±12
Ext. 2.5000V Ref
Ext. 2.5000V Ref
±12
±2
+4.75V < V
D
< +5.25V
–5.25V < –V
ANA
< –4.75V
f
IN
=
f
IN
=
f
IN
=
f
IN
=
250kHz
250kHz
250kHz
250kHz
74
68
68
84
–82
71
71
1.5
20
10
180
250
2.48
2.5
100
6
2.5
2.52
*
±0.5
*
±0.5
*
±8
*
±5
±0.5
77
–74
70
70
85
–83
*
*
*
*
*
*
*
*
*
*
*
*
±4
*
*
*
±0.25
1250
*
±0.75
*
CONDITIONS
MIN
TYP
MAX
12
*
*
*
*
*
MIN
ADS7819PB, UB
TYP
MAX
*
UNITS
Bits
V
kΩ
pF
ns
ns
kHz
LSB
(1)
LSB
LSB
%
ppm/°C
%
ppm/°C
LSB
ppm/°C
LSB
LSB
dB
(5)
dB
dB
dB
MHz
ns
ps
ns
ns
V
µA
ppm/°C
V
µA
–77
FS Step
2.3
Ext. 2.5000V Ref
2.7
100
*
*
*
*
–0.3
+2.4
V
IL
= 0V
V
IH
= 5V
+0.8
V
D
+ 0.3
±10
±10
*
*
*
*
*
*
V
V
µA
µA
I
SINK
= 1.6mA
I
SOURCE
= 500µA
High-Z State,
V
OUT
= 0V to V
DIG
High-Z State
+2.8
Parallel 12-bits
Binary Two’s Complement
+0.4
*
±5
15
62
83
*
*
*
*
*
V
V
µA
pF
ns
ns
The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes
no responsibility for the use of this information, and all use of such information shall be entirely at the user’s own risk. Prices and specifications are subject to change
without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant
any BURR-BROWN product for use in life support devices and/or systems.
®
ADS7819
2
SPECIFICATIONS
PARAMETER
POWER SUPPLIES
Specified Performance
+V
DIG
= +V
ANA
–V
ANA
+I
DIG
+I
ANA
–I
ANA
Derated Performance
+V
DIG
= +V
ANA
–V
ANA
Power Dissipation
TEMPERATURE RANGE
Specified Performance
Derated Performance
Storage
Thermal Resistance (
θ
JA
)
Plastic DIP
SOIC
(CONT)
ADS7819P, U
CONDITIONS
MIN
TYP
MAX
MIN
ADS7819PB, UB
TYP
MAX
UNITS
At T
A
= –40°C to +85°C, f
S
= 800kHz, +V
DIG
= +V
ANA
= +5V, –V
ANA
= –5V, using internal reference and the 50Ω input resistor shown in Figure 4b, unless otherwise specified.
+4.75
–5.25
+5
–5
+16
+16
–13
+5
–5
225
+5.25
–4.75
*
*
*
*
*
*
*
*
*
*
*
V
V
mA
mA
mA
V
V
mW
°C
°C
°C
°C/W
°C/W
+4.5
–5.5
f
S
= 800kHz
–40
–55
–65
+5.5
–4.5
275
+85
+125
+150
*
*
2
*
*
*
*
*
*
*
*
*
*
*
75
75
NOTES: (1) LSB means Least Significant Bit. For the 12-bit,
±2.5V
input ADS7819, one LSB is 1.22mV. (2) Typical rms noise at worst case transitions and
temperatures. (3) Measured with 50Ω in series with analog input. Adjustable to zero with external potentiometer. (4) Full scale error is the worst case of –Full Scale
or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the
effect of offset error. (5) All specifications in dB are referred to a full-scale
±2.5V
input. (6) Usable Bandwidth defined as Full-Scale input frequency at which Signal-
to-(Noise+Distortion) degrades to 60dB, or 10 bits of accuracy. (7) Recovers to specified performance after 2 x FS input over voltage.
京公网安备 11010802033920号
EEWORLD
