EEWORLDEEWORLDEEWORLD

Part Number

Search

530KB225M000DG

Description
CMOS/TTL Output Clock Oscillator, 225MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530KB225M000DG Overview

CMOS/TTL Output Clock Oscillator, 225MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530KB225M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency225 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage1.89 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
【YL-KL26Z】USB keyboard test
KL26Z has a USB interface and can be used as a USB device. Let's try using a USB keyboard on the YL-KL26Z development board. Still using Mbed, you can make a USB keyboard in a few minutes. Press K3 to...
dcexpert NXP MCU
The pt100 temperature measurement of ads1247, after the register configuration, the voltage between REFP0 and REFN0 is always zero
Now I can read and write the registers of ADS1247. The problem is that no matter how I configure MUX1 and IDAC0, there is no voltage between REFP0 and REFN0, and there is no current between ANI0 and A...
songzh1436 Microcontroller MCU
(Serial 09) Parallel switching power supply output voltage filter circuit
[p=null, 2, left][color=rgb(62, 62, 62)][font="][size=16px][b]1-4-2. Output voltage filter circuit of parallel switching power supply[/b][/size][/font][/color][/p][p=null, 2, left][color=rgb(62, 62, 6...
木犯001号 Power technology
Use a recorder to measure the output rise time after the power switch is turned on
Purpose: To measure the rise time of the output after the power switch is turned on. Key points: Use the rising edge of the primary input when the power switch is turned on to perform level triggering...
bjhyyq Power technology
Two FPGA FFT programs collected
[i=s] This post was last edited by paulhyde on 2014-9-15 03:27 [/i] 1024 points 8-bit, written in verilog 1024 points 16-bit, written in vhdl have been tested...
zpsuper2008 Electronics Design Contest
Self-balancing car DIY cont...
After a long time of tinkering with the self-balancing car, I can now achieve a balancing effect. During this period, there were many twists and turns... I have compiled a document in the past few day...
dj狂人 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2782  1899  294  891  290  57  39  6  18  50 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号