EEWORLDEEWORLDEEWORLD

Part Number

Search

530QB301M000DGR

Description
CMOS/TTL Output Clock Oscillator, 301MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530QB301M000DGR Overview

CMOS/TTL Output Clock Oscillator, 301MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530QB301M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency301 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
11 routines for NEC microcontrollers
[i=s] This post was last edited by paulhyde on 2014-9-15 03:45 [/i] There are 11 programs in total in the folder, with very detailed instructions. I hope it will be helpful to those who are new to NEC...
banana Electronics Design Contest
The most cost-effective constant current solution for motorcycle and automobile LED lighting
[size=5]OC502X series LED constant current driver chip[/size][size=4][b]South China general agent Xinhai Innovation Technology Co., Ltd. supplies high-quality OC5022/OC5028/OC5021/[/b][b]OC5021/[/b][b...
XHCX88 LED Zone
Who can use moselsim10.1c to simulate 10gbase-kr instantiated in quartus13.1
Is there any detailed step-by-step tutorial or altare ip core tutorial or 10gbase-kr manual?...
leomeng FPGA/CPLD
GPIO configuration and usage process of CC1310SimpleLink SDK under CCS8
Step 1: Configure GPIO port GPIO_setConfig(uint_least8_t index,GPIO_PinConfig pinConfig);//index: IO port to be configured//pinConfig: Set the mode of the IO port, different parameters can use the "|"...
Jacktang RF/Wirelessly
What size pull-up resistor should I use? ? I read the English manual for a long time and was confused. I found a 5V one. Tell me
[:)] Can anyone provide some tips on selecting optical isolators and the differences between various models? ! ! ! For example: Performance comparison between TLP521-4 and PC817...
xuzongjin MCU
I got a stm32f407 board, but unfortunately I couldn't find the driver. When I connected it to the computer, it said the driver was not installed.
I just want to ask, where can I download its driver? I downloaded PL2303 but it still doesn't work...
qaqaws555 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 357  2156  956  1095  719  8  44  20  23  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号