531RC665M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531RC665M000DGR

531RC665M000DGR: DescriptionLVPECL Output Clock Oscillator, 665MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RC665M000DGR Overview

LVPECL Output Clock Oscillator, 665MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RC665M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	665 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Delay circuit two using 555 time base integrated circuit

Four-channel proportional remote control equipment transmitter circuit

Triangular wave and square wave generator circuit diagram installed with NE555

PMOS-CMOS interface circuit

Bridge T-Type RC Oscillator

FM transmitter production circuit (crystal oscillator 80mW)

What is RFID technology?: RFID (Radio Frequency Identification) is a contactless automatic identification technology that automatically identifies target objects and obtains relevant data through radio frequency signals. It ca...; fish001 RF/Wirelessly

[The board that accompanied me through the years] AVR Butterfly: [i=s]This post was last edited by dcexpert on 2015-2-1 22:54[/i] The first official development board I remember was AVR Butterfly, which was given away by ATMEL during an event about ten years ago. T...; dcexpert Talking

Schneider ATS46 soft starter fault solution: question: Schneider ATS46 110kw soft starter fault is: after starting, relay R2 does not work. {referring to 10 seconds after starting} Specifically: the load is a 110kw motor; the soft starter parame...; eeleader Industrial Control Electronics

【MXchip】+cam learning: I originally wanted to make wireless video, so I started with the cam. I read the posts on the forum and started with 1.12. When I opened the project, I found that there was no 205RG. It was so strang...; jofficer RF/Wirelessly

RISCV DMIPS0.8, 80Mhz soft core open source CPU implementation in FPGA: [i=s]This post was last edited by wisdomzhang on 2020-2-18 21:40[/i]Efinix has taken the lead in integrating open source RISCV in the FPGA field. Efinix's FPGA can support 4K-120K logic resources and ...; wisdomzhang FPGA/CPLD

Experts please come in: Proteus freezes when simulating: My circuit is stuck when proteus is simulated. When it is stuck, the following letters are displayed in the bottom box: SIMULATE: Running PROSPICE.DLL[C:\DOCUME~1\syb\LOCALS~1\Temp\LISA1101.SDF] Why i...; cxr555 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components