531EA863M000DGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 531EA863M000DGR

531EA863M000DGR: DescriptionLVPECL Output Clock Oscillator, 863MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531EA863M000DGR Overview

LVPECL Output Clock Oscillator, 863MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA863M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	863 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Delay lamp circuit using time base circuit (4)

Electromechanical control Y-△ decompression starting principle circuit

High voltage inverter circuit

Color TV remote control 36

Computer motherboard circuit diagram 440BX_33

Color TV remote control 10

Is it possible to use MC34063 to boost a single power supply into a positive and negative dual power supply?: Circuit goal: Convert 5V to positive and negative 15V output, input current 1A~2A, output 200~300MA; ripple should be as low as possible. Reference circuitQuestion: 1. Can this reference circuit achie...; 楚之珩 Power technology

Please recommend FPGA learning development board: What kind of FPGA development board do you all use? Can you recommend one? I am a novice and want to learn FPGA....; lucky1992144 FPGA/CPLD

How to tell how many layers a PCB has: How to tell how many layers a PCB has? Judging the number of layers of a PCB is a skill that must be mastered. Shenzhen Kinji Electronics https://www.kinjipcb.cn/ has collected some information and ho...; 深圳百能PCB PCB Design

Insurance for influenza A (H1N1) is now available, with a maximum compensation of 150,000 yuan: Oriental Morning Post At present, many insurance companies have launched comprehensive insurance for influenza based on the global influenza A (H1N1) epidemic. For example, if citizens buy a product f...; shuangshumei Talking

Power integrity design in PCB circuits: In circuit design, we are generally concerned about the quality of signals, but sometimes we tend to limit our research to signal lines and treat power and ground as ideal situations. Although this ca...; wxf1357 Analogue and Mixed Signal

Talk about the file structure of the sensor configuration in the SensorTile example: Take the initialization of the LSM6DSM accelerometer in the STSW-STLKT01 example to analyze how various functions are calledThere is an initializeAllSensors function in the main.c file to initialize a...; littleshrimp MEMS sensors

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components