EEWORLDEEWORLDEEWORLD

Part Number

Search

531EA181M000DGR

Description
LVPECL Output Clock Oscillator, 181MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531EA181M000DGR Overview

LVPECL Output Clock Oscillator, 181MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531EA181M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency181 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Ask about USB printer driver development
I am currently trying to develop a USB printer driver. I would like to ask experts for guidance. Do you have any experience or reference materials? The driver I made does not contain an operating syst...
eedede Embedded System
Has anyone used the Raspberry Pi Cm3+?
How to use gpio32 and gpio33 as UART? Now I can only find one serial port in /dev, serial0, which is the serial port corresponding to GPIO14 and 15. I can't find the corresponding one for 32 and 33, a...
yangxf1217 Linux and Android
【MXCHIP Open1081】Final Thoughts
These days I want to use two WiFIs for serial port transparent transmission. In my mind, serial port transparent transmission should be like this: from computer or MCU 1 to computer or MCU 2, it is to...
ddllxxrr RF/Wirelessly
[Six] [FPGA Learning Series - Skills] Ubiquitous Always@
[align=center][FPGA Learning Aid Series - Skills][/align][align=center][u]The Ubiquitous Always@[/u][/align][align=left][color=#000000]When I saw a program by a netizen named ltbytyn[/color][/font][/u...
kdy FPGA/CPLD
Design and implementation of a remote monitoring system for frequency converters based on CC-Link
This paper introduces the design of a remote monitoring system for workshops based on fieldbus CC-Link technology. The design example of a touch screen monitoring inverter is used to briefly describe ...
frozenviolet Industrial Control Electronics
Synchronization technology in digital communication: frame synchronization, carrier synchronization, bit synchronization
The concept of synchronization Synchronization technology is a very important technology in digital communication systems. Generally speaking, digital communication systems must implement multiple syn...
btty038 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 690  1672  2928  198  446  14  34  59  4  9 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号