EEWORLDEEWORLDEEWORLD

Part Number

Search

530MB466M000DGR

Description
LVPECL Output Clock Oscillator, 466MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

530MB466M000DGR Overview

LVPECL Output Clock Oscillator, 466MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MB466M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number530
Installation featuresSURFACE MOUNT
Nominal operating frequency466 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Help: NiosII analog I2C control has no response
I use NiosII to control the high-frequency head CU1216. After running the following program in NiosII IDE, the program hangs in the while(I2C_Ackn() ); of the Write_I2C_Byte function because there is ...
ruohanlee Embedded System
Do you think it is tiring to work on single chip microcomputer (embedded electronic technology development)? ? ?
Do you think it is tiring to work on single chip microcomputer (embedded electronic technology development)? ? ? [url]http://bbs.21ic.com/viewthread.php?tid=127427[/url]...
CN_2010 MCU
Questions about sine wave signal generator
I recently encountered a very strange problem when designing a sine wave generator. If the frequency is slightly increased, the output waveform will be cut off. Using the fpga de0 development board, t...
simpheele FPGA/CPLD
【R7F0C809】Newbie question, what should I do if the program cannot be installed?
I've been quite busy recently, and I just started looking at Renesas boards these past two days. Everything is difficult at the beginning, I can't install CubeSuite+, has anyone encountered my problem...
sjzzlxy Renesas Electronics MCUs
Can anyone tell me how the SPI bus identifies the priority of devices with the same priority?
I have two identical ICs, A and B, on a SPI bus. How does the SPI bus identify them? How do I determine their priority? For example, what is the method to switch the signal of A to? Please give me som...
songtl Embedded System
OBJ format analysis of programming files generated by PSDSoft Express software
Hello everyone: I recently used the PSDSoft Express software. The programming file obj it generated contains: PLD mapping, SRAM data, EPROM data, and I don’t know how to divide it! Because this file i...
古木寒 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2428  1264  1394  2487  2785  49  26  29  51  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号