D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
4-Channel/8-Channel
Fault-Protected Analog Multiplexers
ADG508F/ADG509F/ADG528F
FEATURES
Low on resistance (300 Ω typical)
Fast switching times
t
ON
250 ns maximum
t
OFF
250 ns maximum
Low power dissipation (3.3 mW maximum)
Fault and overvoltage protection (−40 V to +55 V)
All switches off with power supply off
Analog output of on channel clamped within power
supplies if an overvoltage occurs
Latch-up proof construction
Break-before-make construction
TTL and CMOS compatible inputs
FUNCTIONAL BLOCK DIAGRAMS
ADG508F/
ADG528F
S1
S1A
DA
S4A
D
S1B
DB
S8
ADG528F WR
ONLY RS
1 OF 8
DECODER
00035-001
ADG509F
S4B
1 OF 4
DECODER
00035-101
APPLICATIONS
Existing multiplexer applications (both fault-protected and
nonfault-protected)
New designs requiring multiplexer functions
A0 A1 A2 EN
A0 A1 EN
Figure 1.
GENERAL DESCRIPTION
The ADG508F, ADG509F, and ADG528F are CMOS analog
multiplexers, with the ADG508F and ADG528F comprising
eight single channels and the ADG509F comprising four
differential channels. These multiplexers provide fault protec-
tion. Using a series n-channel, p-channel, n-channel MOSFET
structure, both device and signal source protection is provided
in the event of an overvoltage or power loss. The multiplexer
can withstand continuous overvoltage inputs from −40 V to
+55 V. During fault conditions, the multiplexer input (or out-
put) appears as an open circuit and only a few nanoamperes of
leakage current will flow. This protects not only the multiplexer
and the circuitry driven by the multiplexer, but also protects
the sensors or signal sources that drive the multiplexer.
The ADG508F and ADG528F switch one of eight inputs to a
common output as determined by the 3-bit binary address lines
A0, A1, and A2. The ADG509F switches one of four differential
inputs to a common differential output as determined by the
2-bit binary address lines A0 and A1. The ADG528F has on-
chip address and control latches that facilitate microprocessor
interfacing. An EN input on each device is used to enable or
disable the device. When disabled, all channels are switched off.
PRODUCT HIGHLIGHTS
1.
Fault Protection.
The ADG508F/ADG509F/ADG528F can withstand
continuous voltage inputs from −40 V to +55 V. When a
fault occurs due to the power supplies being turned off, all
the channels are turned off and only a leakage current of a
few nanoamperes flows.
On channel turns off while fault exists.
Low R
ON
.
Fast switching times.
Break-before-make switching.
Switches are guaranteed break-before-make so that input
signals are protected against momentary shorting.
Trench isolation eliminates latch-up.
A dielectric trench separates the p and n-channel
MOSFETs thereby preventing latch-up.
2.
3.
4.
5.
6.
Rev. E
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2001–2009 Analog Devices, Inc. All rights reserved.
ADG508F/ADG509F/ADG528F
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
Functional Block Diagrams ............................................................. 1
General Description ......................................................................... 1
Product Highlights ........................................................................... 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Dual Supply ................................................................................... 3
Truth Tables ................................................................................... 4
Timing Diagrams.......................................................................... 5
Absolute Maximum Ratings ............................................................6
ESD Caution...................................................................................6
Pin Configuration and Function Descriptions..............................7
Typical Performance Characteristics ..............................................8
Terminology .................................................................................... 10
Theory of Operation ...................................................................... 11
Test Circuits ..................................................................................... 12
Outline Dimensions ....................................................................... 15
Ordering Guide .......................................................................... 18
REVISION HISTORY
7/09—Rev. D: Rev. E
Updated Format .................................................................. Universal
Added TSSOP ..................................................................... Universal
Updated Outline Dimensions ....................................................... 15
Changes to Ordering Guide .......................................................... 18
4/01—Data Sheet Changed from Rev. C to Rev. D.
Changes to Ordering Guide ............................................................ 1
Changes to Specifications Table ...................................................... 2
Max Ratings Changed ...................................................................... 4
Deleted 16-Lead Cerdip from Outline Dimensions .................. 11
Deleted 18-Lead Cerdip from Outline Dimensions .................. 12
Rev. E | Page 2 of 20
ADG508F/ADG509F/ADG528F
SPECIFICATIONS
DUAL SUPPLY
V
DD
= +15 V ± 10%, V
SS
= −15 V ± 10%, GND = 0 V, unless otherwise noted.
Table 1.
Parameter
ANALOG SWITCH
Analog Signal Range
R
ON
+25°C
B Version
−40°C to +85°C
V
SS
+ 3
V
DD
− 1.5
350
400
R
ON
Drift
R
ON
Match
LEAKAGE CURRENTS
Source OFF Leakage I
S
(OFF)
Drain OFF Leakage I
D
(OFF)
ADG508F/ADG528F
ADG509F
Channel ON Leakage I
D
, I
S
(ON)
ADG508F/ADG528F
ADG509F
FAULT
Output Leakage Current
(With Overvoltage)
Input Leakage Current
(With Overvoltage)
Input Leakage Current
(With Power Supplies OFF)
DIGITAL INPUTS
Input High Voltage, V
INH
Input Low Voltage, V
INL
Input Current, I
INL
or I
INH
C
IN
, Digital Input Capacitance
DYNAMIC CHARACTERISTICS
1
t
TRANSITION
t
OPEN
t
ON
(EN, WR)
t
OFF
(EN, RS)
t
SETT
, Settling Time
0.1%
0.01%
ADG528F Only
t
W
, Write Pulse Width
t
S
, Address, Enable Setup Time
t
H
, Address, Enable Hold Time
t
RS
, Reset Pulse Width
0.6
5
±0.02
±1
±0.04
±1
±1
±0.04
±1
±1
±0.02
±2
±0.005
±2
±0.001
±2
Unit
V min
V max
Ω typ
Ω max
%/°C typ
% max
nA typ
nA max
nA typ
nA max
nA max
nA typ
nA max
nA max
nA typ
μA max
μA typ
μA max
μA typ
μA max
V min
V max
μA max
pF typ
ns typ
ns max
ns typ
ns min
ns typ
ns max
ns typ
ns max
μs typ
μs typ
ns min
ns min
ns min
ns min
Rev. E | Page 3 of 20
Test Conditions/Comments
300
−10 V ≤ V
S
≤ +10 V, I
S
= 1 mA;
V
DD
= +15 V ± 10%, V
SS
= −15 V ± 10%
−10 V ≤ V
S
≤ +10 V, I
S
= 1 mA;
V
DD
= +15 V ± 5%, V
SS
= −15 V ± 5%
V
S
= 0 V, I
S
= 1 mA
V
S
= 0 V, I
S
= 1 mA
V
D
= ±10 V, V
S
= +10 V;
See Figure 22
V
D
= ±10 V, V
S
= +10 V;
See Figure 23
V
S
= V
D
= ± 10 V;
See Figure 24
±50
±60
±30
±60
±30
V
S
= ±33 V, V
D
= 0 V, see Figure 23
V
S
= ±25 V, V
D
= +10 V, see Figure 25
V
S
= ±25 V, V
D
= V
EN
= A0, A1, A2 = 0 V
See Figure 26
±2
2.4
0.8
±1
5
200
300
50
25
200
250
200
250
V
IN
= 0 or V
DD
400
10
400
400
1
2.5
120
100
10
100
R
L
= 1 MΩ, C
L
= 35 pF;
V
S1
= ±10 V, V
S8
= +10 V; see Figure 27
R
L
= 1 kΩ, C
L
= 35 pF;
V
S
= 5 V; see Figure 28
R
L
= 1 kΩ, C
L
= 35 pF;
V
S
= 5 V; see Figure 29
R
L
= 1 kΩ, C
L
= 35 pF;
V
S
= 5 V; see Figure 29
R
L
= 1 kΩ, C
L
= 35 pF;
V
S
= 5 V
100
ADG508F/ADG509F/ADG528F
Parameter
Charge Injection
OFF Isolation
C
S
(OFF)
C
D
(OFF)
ADG508F/ADG528F
ADG509F
POWER REQUIREMENTS
I
DD
I
SS
1
+25°C
4
68
50
5
50
25
0.1
0.1
B Version
−40°C to +85°C
Unit
pC typ
dB typ
dB min
pF typ
pF typ
pF typ
Test Conditions/Comments
V
S
= 0 V, R
S
= 0 Ω,C
L
= 1 nF; see Figure 32
R
L
= 1 kΩ, C
L
= 15 pF, f = 100 kHz;
V
S
= 7 V rms; see Figure 33
0.2
0.1
mA max
mA max
V
IN
= 0 V or 5 V
Guaranteed by design, not subject to production test.
TRUTH TABLES
Table 2. ADG508F Truth Table
A2
X
0
0
0
0
1
1
1
1
X = Don’t Care
A1
X
0
0
1
1
0
0
1
1
A0
X
0
1
0
1
0
1
0
1
EN
0
1
1
1
1
1
1
1
1
ON Switch
None
1
2
3
4
5
6
7
8
Table 3. ADG509F Truth Table
A1
X
0
0
1
1
X = Don’t Care
A0
X
0
1
0
1
EN
0
1
1
1
1
ON Switch Pair
None
1
2
3
4
Table 4. ADG528F Truth Table
A2
X
X
X
0
0
0
0
1
1
1
1
A1
X
X
X
0
0
1
1
0
0
1
1
A0
X
X
X
0
1
0
1
0
1
0
1
EN
X
X
0
1
1
1
1
1
1
1
1
WR
X
0
0
0
0
0
0
0
0
0
RS
1
0
1
1
1
1
1
1
1
1
1
ON Switch
Retains previous switch condition
None (address and enable latches cleared)
None
1
2
3
4
5
6
7
8
X = Don’t Care
Rev. E | Page 4 of 20
京公网安备 11010802033920号
EEWORLD
