531RB1124M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531RB1124M00DG

531RB1124M00DG: DescriptionLVPECL Output Clock Oscillator, 1124MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RB1124M00DG Overview

LVPECL Output Clock Oscillator, 1124MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RB1124M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1124 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

LM3578A is used as a +5V, -15V DC, DC converter circuit diagram

Broadband Noise Amplifier

External power interface circuit for digital temperature sensor

Asynchronous motor reverse braking

Dual-channel integrated twin amplifier circuit

15V adjustable regulated power supply composed of μA723

Please advise on the SOT-89 package schematic symbol and PCB package drawing method: Hello everyone, I have a question: I have always had doubts about the SOT-89 package transistor schematic symbol and PCB package drawing method. Can you help me see if the drawing method in the figure...; chenzhouyu PCB Design

TMS470 interrupt problem: I am currently using TMS4701R288 to debug the program. If the interrupt is turned off, the program can be run in single step using the JLINK simulator, and everything is normal. However, if the interr...; 天天快乐9 TI Technology Forum

I can't figure out why the STC microcontroller: Hey guys! I heard about the STC microcontroller. I went to the official website and found it to be quite concise. The datasheet seems to be a complete guide. Has anyone used STC? I wonder if it is goo...; mxdaiyi MCU

Use the radiotool function of CC3200: What is the function of radiotool of CC3200? Mainly factory batch testing. It can be roughly understood that, for example, if you want to test the radio performance of CC3200, you need to set the chip...; 2638823746 Wireless Connectivity

Overview of Metal-Oxide-Semiconductor Field-Effect Transistors: [table=98%] [tr][td][p=24, null, left][size=3]Although the input resistance of the junction field effect tube can reach 106~109W, it still cannot meet the requirements in situations where the input re...; qinkaiabc Analog electronics

A great resignation letter from an IT professional: A great resignation letter from an IT person [color=red] You often make unreasonable accusations, but why do you keep me now? They once said that you were mean, and only cared if you were wrong to ded...; tiankai001 Talking about work

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components