P01750NS200{OHM} datasheet, PDF

P01750NS200{OHM}: DescriptionPASSIVE DELAY LINE, TRUE OUTPUT, PDIP14, LOW PROFILE, PLASTIC, DIP-14; Categorylogic logic; File Size70KB，1 Pages; ManufacturerRCD Components Inc.; Websitehttp://www.rcdcomponents.com/

Download Datasheet Parametric View All

P01750NS200{OHM} Overview

PASSIVE DELAY LINE, TRUE OUTPUT, PDIP14, LOW PROFILE, PLASTIC, DIP-14

Parameter Name	Attribute value
Maker	RCD Components Inc.
Parts packaging code	DIP
package instruction	DIP,
Contacts	14
Reach Compliance Code	compliant
Other features	MAX RISE TIME CAPTURED
JESD-30 code	R-PDIP-T14
JESD-609 code	e0
Logic integrated circuit type	PASSIVE DELAY LINE
Number of functions	1
Number of taps/steps	1
Number of terminals	14
Maximum operating temperature	70 °C
Minimum operating temperature
Output impedance nominal value (Z0)	200 Ω
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	7.62 mm
surface mount	NO
technology	HYBRID
Temperature level	COMMERCIAL
Terminal surface	TIN LEAD
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	750 ns
width	7.62 mm

[I contribute to the Xilinx Resource Center] VHDL implements USB2.0 controller design: Design of USB2.0 Controller Using VHDL--控制器SSRAM library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all;entity usbf_mem_arb is--实体声明 generic(SSRAM_HAD...; wanghongyang FPGA/CPLD

Take a short break.. Full expression: :lol :lol :lol :lol :lol :lol :lol :lol :lol :lol :lol :lol :lol :lol :lol :lol :lol...; liuyong1989 Power technology

FPGA logic design materials (written by Mr. Xia Yuwen): [color=rgb(20, 20, 20)][font=Arial][size=12px][b]Zhixin FPGA Innovation Center[/b][/size][/font][/color][color=#141414][font=Arial][size=12px]As the company's proprietary training brand, it aims to be...; zxopen00 FPGA/CPLD

iPad Air's power saving secrets revealed, admire it or agree with it?: [i=s]This post was last edited by qwqwqw2088 on 2014-1-8 17:43[/i] [color=#000]According to AppleInsider, after a teardown analysis by the research company IHS, the iPad Air with Retina display uses l...; qwqwqw2088 Analogue and Mixed Signal

Show the newly built 200MHz logic analyzer: [font=Arial][size=3]I have used high-speed devices such as STM32 and FPGA, and spent more than half a year to make a logic analyzer with a sampling speed of 200MHz and a maximum of 32 channels. I can ...; lihuiplus MCU

Battery Management bq20Z95: Fault: I made my own battery management circuit with bq20Z95 and debugged it with EV2300 , but SMbus communication failed . Status: 1. When the battery management circuit is connected to EV2300, SMBD ...; lxh_2010 Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components