D ts e t
aa h e
R c e t r lc r nc
o h se Ee to is
Ma u a t r dCo o e t
n fc u e
mp n n s
R c e tr b a d d c mp n ns ae
o h se rn e
o oet r
ma ua trd u ig ete dewaes
n fcue sn i r i/ fr
h
p rh s d f m te oiia s p l r
uc a e r
o h r n l u pi s
g
e
o R c e tr waes rce td f m
r o h se
fr e rae r
o
te oiia I. Al rce t n ae
h
r nl P
g
l e rai s r
o
d n wi tea p o a o teOC
o e t h p rv l f h
h
M.
P r aetse u igoiia fcoy
at r e td sn r n la tr
s
g
ts p o rmso R c e tr e eo e
e t rga
r o h se d v lp d
ts s lt n t g aa te p o u t
e t oui s o u rne
o
rd c
me t o e c e teOC d t s e t
es r x e d h
M aa h e.
Qu l yOv riw
ai
t
e ve
• IO- 0 1
S 90
•A 92 cr ct n
S 1 0 et ai
i
o
• Qu l e Ma ua trr Ls (
ai d
n fcues it QML MI- R -
) LP F
385
53
•C a sQ Mitr
ls
lay
i
•C a sVS a eL v l
ls
p c ee
• Qu l e S p l r Ls o D sr uos( L )
ai d u pi s it f it b tr QS D
e
i
•R c e trsacic l u pir oD A a d
o h se i
r ia s p l t L n
t
e
me t aln u t a dD A sa d r s
es lid sr n L tn ad .
y
R c e tr lcrnc , L i c mmi e t
o h se Ee t is L C s o
o
tdo
t
s p ligp o u t ta s t f c so r x e t-
u pyn rd cs h t ai y u tme e p ca
s
t n fr u lya daee u loto eoiial
i s o q ai n r q a t h s r n l
o
t
g
y
s p l db id sr ma ua trr.
u pi
e yn ut
y n fcues
T eoiia ma ua trr d ts e t c o a yn ti d c me t e e t tep r r n e
h r n l n fcue’ aa h e a c mp n ig hs o u n r cs h ef ma c
g
s
o
a ds e ic t n o teR c e tr n fcue v rino ti d vc . o h se Ee t n
n p c ai s f h o h se ma ua trd eso f hs e ie R c e tr lcr -
o
o
isg aa te tep r r n eo i s mio d co p o u t t teoiia OE s e ic -
c u rne s h ef ma c ft e c n u tr rd cs o h r n l M p c a
o
s
g
t n .T pc lv le aefr eee c p r o e o l. eti mii m o ma i m rt g
i s ‘y ia’ au s r o rfrn e up s s ny C r n nmu
o
a
r xmu ai s
n
ma b b s do p o u t h rceiain d sg , i lt n o s mpetsig
y e a e n rd c c aa tr t , e in smuai , r a l e t .
z o
o
n
© 2 1 R cetr l t n s LC Al i t R sre 0 1 2 1
0 3 ohs E cr i , L . lRg s eevd 7 1 0 3
e e oc
h
T l r m r, l s v iw wrcl . m
o e n oe p ae it w . e c o
a
e
s
o ec
CD4069UBC Inverter Circuits
October 1987
Revised April 2002
CD4069UBC
Inverter Circuits
General Description
The CD4069UB consists of six inverter circuits and is man-
ufactured using complementary MOS (CMOS) to achieve
wide power supply operating range, low power consump-
tion, high noise immunity, and symmetric controlled rise
and fall times.
This device is intended for all general purpose inverter
applications where the special characteristics of the
MM74C901, MM74C907, and CD4049A Hex Inverter/Buff-
ers are not required. In those applications requiring larger
noise immunity the MM74C14 or MM74C914 Hex Schmitt
Trigger is suggested.
All inputs are protected from damage due to static dis-
charge by diode clamps to V
DD
and V
SS
.
Features
s
Wide supply voltage range:
s
Low power TTL compatibility:
or 1 driving 74LS
s
Equivalent to MM74C04
3.0V to 15V
Fan out of 2 driving 74L
s
High noise immunity: 0.45 V
DD
typ.
Ordering Code:
Order Number
CD4069UBCM
CD4069UBCSJ
CD4069UBCN
Package Number
M14A
M14D
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Device also available in Tape and Reel. Specify by appending suffix “X” to the ordering code.
Connection Diagram
Schematic Diagram
© 2002 Fairchild Semiconductor Corporation
DS005975
www.fairchildsemi.com
CD4069UBC
Absolute Maximum Ratings
(Note 1)
(Note 2)
DC Supply Voltage (V
DD
)
Input Voltage (V
IN
)
Storage Temperature Range (T
S
)
Power Dissipation (P
D
)
Dual-In-Line
Small Outline
Lead Temperature (T
L
)
(Soldering, 10 seconds)
260
°
C
700 mW
500 mW
Recommended Operating
Conditions
(Note 2)
DC Supply Voltage (V
DD
)
Input Voltage (V
IN
)
Operating Temperature Range (T
A
)
3V to 15V
DC
0V to V
DD
V
DC
−
0.5V to
+
18 V
DC
−
0.5V to V
DD
+
0.5 V
DC
−
65
°
C to
+
150
°
C
−
55
°
C to
+
125
°
C
Note 1:
“Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed. They are not meant to imply
that the devices should be operated at these limits. The table of “Recom-
mended Operating Conditions” and Electrical Characteristics table provide
conditions for actual device operation.
Note 2:
V
SS
=
0V unless otherwise specified.
DC Electrical Characteristics
(Note 3)
Symbol
I
DD
Parameter
Quiescent Device Current
V
DD
=
5V,
V
IN
=
V
DD
or V
SS
V
DD
=
10V,
V
IN
=
V
DD
or V
SS
V
DD
=
15V,
V
IN
=
V
DD
or V
SS
V
OL
LOW Level Output Voltage
|I
O
|
<
1
µA
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
OH
HIGH Level Output Voltage
|I
O
|
<
1
µA
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
IL
LOW Level Input Voltage
|I
O
|
<
1
µA
V
DD
=
5V, V
O
=
4.5V
V
DD
=
10V, V
O
=
9V
V
DD
=
15V, V
O
=
13.5V
V
IH
HIGH Level Input Voltage
|I
O
|
<
1
µA
V
DD
=
5V, V
O
=
0.5V
V
DD
=
10V, V
O
=
1V
V
DD
=
15V, V
O
=
1.5V
I
OL
LOW Level Output Current
(Note 4)
I
OH
HIGH Level Output Current
(Note 4)
I
IN
Input Current
V
DD
=
5V, V
O
=
0.4V
V
DD
=
10V, V
O
=
0.5V
V
DD
=
15V, V
O
=
1.5V
V
DD
=
5V, V
O
=
4.6V
V
DD
=
10V, V
O
=
9.5V
V
DD
=
15V, V
O
=
13.5V
V
DD
=
15V, V
IN
=
0V
V
DD
=
15V, V
IN
=
15V
Note 3:
V
SS
=
0V unless otherwise specified.
Note 4:
I
OH
and I
OL
are tested one output at a time.
Conditions
−55°C
Min
Max
0.25
0.5
1.0
Min
+25°C
Typ
Max
0.25
0.5
1.0
+125°C
Min
Max
7.5
15
30
Units
µA
0.05
0.05
0.05
4.95
9.95
14.95
1.0
2.0
3.0
4.0
8.0
12.0
0.64
1.6
4.2
−0.64
−1.6
−4.2
−0.1
0.1
4.0
8.0
12.0
0.51
1.3
3.4
−0.51
−1.3
−3.4
4.95
9.95
14.95
0
0
0
5
10
15
0.05
0.05
0.05
4.95
9.95
14.95
1.0
2.0
3.0
4.0
8.0
12.0
0.05
0.05
0.05
V
V
1.0
2.0
3.0
V
V
0.88
2.25
8.8
−0.88
−2.25
−8.8
−10
−
5
10
−
5
−0.1
0.1
0.36
0.9
2.4
−0.36
−0.9
−2.4
−1.0
1.0
µA
mA
mA
www.fairchildsemi.com
2
CD4069UBC
AC Electrical Characteristics
Symbol
t
PHL
or t
PLH
Parameter
Propagation Delay Time from
Input to Output
t
THL
or t
TLH
Transition Time
(Note 5)
Conditions
Min
Typ
50
30
25
80
50
40
6
12
Max
90
60
50
150
100
80
15
pF
pF
ns
ns
Units
T
A
=
25
°
C, C
L
=
50 pF, R
L
=
200 k
Ω
, t
r
and t
f
≤
20 ns, unless otherwise specified
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
V
DD
=
5V
V
DD
=
10V
V
DD
=
15V
C
IN
C
PD
Average Input Capacitance
Power Dissipation Capacitance
Any Gate
Any Gate (Note 6)
Note 5:
AC Parameters are guaranteed by DC correlated testing.
Note 6:
C
PD
determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics application note—
AN-90.
AC Test Circuits and Switching Time Waveforms
3
www.fairchildsemi.com
CD4069UBC
Typical Performance Characteristics
Gate Transfer Characteristics
Propagation Delay vs. Ambient Temperature
Power Dissipation vs. Frequency
Propagation Delay vs. Ambient Temperature
Propagation Delay Time vs. Load Capacitance
www.fairchildsemi.com
4
京公网安备 11010802033920号
EEWORLD
