LM124AW/883 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> Amplifier circuit> LM124AW/883

LM124AW/883: DescriptionIC QUAD OP-AMP, 4000 uV OFFSET-MAX, 1 MHz BAND WIDTH, CDFP14, CERAMIC, FP-14, Operational Amplifier; CategoryAnalog mixed-signal IC Amplifier circuit; File Size906KB，27 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric Compare

LM124AW/883 Overview

IC QUAD OP-AMP, 4000 uV OFFSET-MAX, 1 MHz BAND WIDTH, CDFP14, CERAMIC, FP-14, Operational Amplifier

LM124AW/883 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	National Semiconductor（TI ）
Parts packaging code	DFP
package instruction	DFP, FL14,.3
Contacts	14
Reach Compliance Code	not_compliant
ECCN code	EAR99
Amplifier type	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.01 µA
Maximum bias current (IIB) at 25C	0.05 µA
Minimum Common Mode Rejection Ratio	70 dB
Nominal Common Mode Rejection Ratio	70 dB
frequency compensation	YES
Maximum input offset voltage	4000 µV
JESD-30 code	R-GDFP-F14
JESD-609 code	e0
low-dissonance	NO
micropower	YES
Humidity sensitivity level	1
Negative supply voltage upper limit
Nominal Negative Supply Voltage (Vsup)
Number of functions	4
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	FL14,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	260
power supply	+-1.5/+-16/3/32 V
Certification status	Not Qualified
Filter level	MIL-STD-883
Maximum seat height	2.032 mm
minimum slew rate	100 V/us
Nominal slew rate	0.5 V/us
Maximum slew rate	4 mA
Supply voltage upper limit	32 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	BIPOLAR
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
Nominal Uniform Gain Bandwidth	1000 kHz
Minimum voltage gain	50000
width	6.35 mm

LM124AW/883 Related Products

	LM124AW/883	AR10CTD2701N	LM124AJRLQMLV
Description	IC QUAD OP-AMP, 4000 uV OFFSET-MAX, 1 MHz BAND WIDTH, CDFP14, CERAMIC, FP-14, Operational Amplifier	Fixed Resistor, Thin Film, 0.25W, 2700ohm, 150V, 0.25% +/-Tol, -50,50ppm/Cel, 1909,	IC QUAD OP-AMP, 4000 uV OFFSET-MAX, 1 MHz BAND WIDTH, CDIP14, CERAMIC, DIP-14, Operational Amplifier
Is it Rohs certified?	incompatible	conform to	incompatible
package instruction	DFP, FL14,.3	SMT, 2010	DIP, DIP14,.3
Reach Compliance Code	not_compliant	compliant	not_compliant
ECCN code	EAR99	EAR99	EAR99
JESD-609 code	e0	e3	e0
Number of terminals	14	2	14
Maximum operating temperature	125 °C	155 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C
Package form	FLATPACK	SMT	IN-LINE
surface mount	YES	YES	NO
technology	BIPOLAR	THIN FILM	BIPOLAR
Terminal surface	Tin/Lead (Sn/Pb)	Tin (Sn) - with Nickel (Ni) barrier	Tin/Lead (Sn/Pb)
Maker	National Semiconductor（TI ）	-	National Semiconductor（TI ）
Parts packaging code	DFP	-	DIP
Contacts	14	-	14
Amplifier type	OPERATIONAL AMPLIFIER	-	OPERATIONAL AMPLIFIER
Architecture	VOLTAGE-FEEDBACK	-	VOLTAGE-FEEDBACK
Maximum average bias current (IIB)	0.01 µA	-	0.01 µA
Maximum bias current (IIB) at 25C	0.05 µA	-	0.075 µA
Nominal Common Mode Rejection Ratio	70 dB	-	70 dB
frequency compensation	YES	-	YES
Maximum input offset voltage	4000 µV	-	4000 µV
JESD-30 code	R-GDFP-F14	-	R-GDIP-T14
low-dissonance	NO	-	NO
micropower	YES	-	YES
Humidity sensitivity level	1	-	1
Number of functions	4	-	4
Package body material	CERAMIC, GLASS-SEALED	-	CERAMIC, GLASS-SEALED
encapsulated code	DFP	-	DIP
Encapsulate equivalent code	FL14,.3	-	DIP14,.3
Package shape	RECTANGULAR	-	RECTANGULAR
Peak Reflow Temperature (Celsius)	260	-	260
power supply	+-1.5/+-16/3/32 V	-	+-1.5/+-15/3/30 V
Certification status	Not Qualified	-	Not Qualified
Filter level	MIL-STD-883	-	MIL-STD-883
Maximum seat height	2.032 mm	-	5.08 mm
minimum slew rate	100 V/us	-	0.1 V/us
Maximum slew rate	4 mA	-	4 mA
Supply voltage upper limit	32 V	-	32 V
Nominal supply voltage (Vsup)	5 V	-	5 V
Temperature level	MILITARY	-	MILITARY
Terminal form	FLAT	-	THROUGH-HOLE
Terminal pitch	1.27 mm	-	2.54 mm
Terminal location	DUAL	-	DUAL
Maximum time at peak reflow temperature	40	-	40
Nominal Uniform Gain Bandwidth	1000 kHz	-	1000 kHz
Minimum voltage gain	50000	-	10000
width	6.35 mm	-	7.62 mm

Recommended Resources

CdS photoresistor as electronic photometric element circuit diagram

Low Q Gain Band Pass Filter Amplifier

Relaxation oscillator circuit composed of unidirectional thyristor

BL0508 A1 type circuit block diagram

Hydrogen flame ionization sensor and gas chromatograph practical circuit

Circuit that suppresses capacitor discharge

Atmel SAM D21 Xplained Pro (01) System installation is not smooth: This is my first time using Atmel Studio. I downloaded this version from the official website and installed it:After the installation is complete, I can successfully execute the program:But after plug...; slotg MCU

Please recommend a unipolar AD conversion chip with few pins: I recently used STM32F767 in a project. The internal AD is 12 bits, which does not meet the requirements. I looked for ADS1274, which has 64 pins, but it has too many pins. I also looked for other AD ...; chenbingjy stm32/stm8

IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA: [font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...; aimyself FPGA/CPLD

Problems with EMP injection into triodes: [color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...; xmxxwyh Analog electronics

Ask a simple VHDL question, the signal line is assigned an initial value: I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...; sioca FPGA/CPLD

USB short body patch specification diagram useful take away: USB short body patch specification diagram...; qwqwqw2088 PCB Design

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components