EEWORLDEEWORLDEEWORLD

Part Number

Search

AEO04K48N-6

Description
1-OUTPUT 30W DC-DC REG PWR SUPPLY MODULE, EIGHTH BRICK, PACKAGE-8
CategoryPower/power management    The power supply circuit   
File Size909KB,26 Pages
ManufacturerEmerson Embedded Power
Download Datasheet Parametric View All

AEO04K48N-6 Overview

1-OUTPUT 30W DC-DC REG PWR SUPPLY MODULE, EIGHTH BRICK, PACKAGE-8

AEO04K48N-6 Parametric

Parameter NameAttribute value
MakerEmerson Embedded Power
Parts packaging codeMODULE
package instruction,
Contacts8
Reach Compliance Codeunknown
ECCN codeEAR99
Analog Integrated Circuits - Other TypesDC-DC REGULATED POWER SUPPLY MODULE
Maximum input voltage75 V
Minimum input voltage36 V
Nominal input voltage48 V
JESD-30 codeR-XXMA-P8
Maximum load regulation0.5%
Number of functions1
Output times1
Number of terminals8
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output voltage1.32 V
Minimum output voltage1.08 V
Nominal output voltage1.2 V
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formMICROELECTRONIC ASSEMBLY
Certification statusNot Qualified
surface mountNO
technologyHYBRID
Temperature levelINDUSTRIAL
Terminal formPIN/PEG
Terminal locationUNSPECIFIED
Maximum total power output30 W
Fine-tuning/adjustable outputYES
Technical Reference Notes
AEO_ALO04/12/20/25x48 Series
(Single Output 8
th
Brick)
AEO/ALO Single Output 8
th
Brick: Baseplate or Open-Frame Module
The AEO_ALO04/12/20/25x48 series is Astec’s Low Current 8
th
Brick industry standard offering. Operating from an input
voltage range of 36V to 75V, the series provides 7 configured outputs starting from 1.2V all the way up to 12V. It delivers up
to 25A max current for 1.8V and lower voltages at impressive levels of efficiency. It provides tight regulation and exhibits
clean and monotonic output start up characteristics. The AEO_ALO series comes with industry standard features such as Input
UVLO; non-latching OCP, OVP and OTP; Output Trim; Differential Remote Sense pins. Both baseplate (AEO) and open
frame (ALO) construction are available as well as TH and SMT termination. With its wide operating temperature range of
-40°C to 85°C ambient, the converters are deployable into almost any environment.
Electrical Parameters
Input
Input Range
Input Surge
36-75 VDC
100V / 100ms
Control
Enable
TTL compatible
(Positive or Negative Logic Enable Options)
Output
Load Current
Line/Load Regulation
Ripple and Noise
Output Voltage
Adjust Range
Transient Response
Remote Sense
Over Current
Protection
Over Voltage
Protection
Over Temperature
Protection
Up to 25A max (V
O
1.8V)
< 1% V
O
20mV
P-P
typical at 1.8V
±10% V
O
2% Typical deviation
50% to 75% step load
250µs settling time (Typ)
+10%V
O
120% (Typ)
130% (Typ)
110
°C
Special Features
Industry Standard 8
th
Brick Footprint
Baseplate or Open frame construction
Low Ripple and Noise
Regulation to zero load
High Capacitive Load Start-up
Fixed Switching Frequency
Industry standard features: Input UVLO;
Enable; non-latching OVP, OCP and OTP;
Output Trim, Differential Remote Sense
Meets Basic Insulation
Environmental Specifications
-40ºC to 85ºC Operating Temperature
-55ºC to 125ºC Storage Temperature
MTBF > 1 million hours
Safety
UL + cUL 60950, Recognized
EN60950 through TUV-PS
MODEL: AEO_ALO04/12/20/25x48 SERIES
AUGUST 25, 2005 - REVISION G
SHEET 1 OF 26
Study on MSP430G2553 timer
In the past two days, I have been reading "MCU Engineer Training" and doing experiments with LaunchPad. Let me first talk about what I have gained in the past two days: I know how many timers G2553 ha...
an736007364 Microcontroller MCU
Xilinx FPGA Development Tools
Xilinx FPGA development tools, a good platform for chip function verification...
kangyunsi FPGA/CPLD
Problems with font display on CE
The font file used in my system is a font file named mingliu.ttc (this is a font file that supports traditional Chinese). Now I changed the system font to use New Times Roman font, and there will be a...
xiaolu192 Embedded System
DE2-70 Experiment Instructions
[align=center][/align][align=left][size=5]资料下载如下:[/size][/align] [align=left][size=5] [/size][/align] [align=center][/align]...
caicaiwoshishui FPGA/CPLD
[DIY Suggestion Collection Part 2] Preparation Content for DIY Activities Based on ADI Laboratory Circuits
[align=left][color=#000000]Previous activity post: [Suggestions Collection of [font=Times New Roman]DIY[/font]] Based on [font=Times New Roman]ADI[/font] Laboratory Circuit [font=Times New Roman]DIY[/...
EEWORLD社区 ADI Reference Circuit
Introduction to semiconductor surge overvoltage protection methods
From the protection mode, there are mainly two types: 1. Thyristor mode: 1. Features: ① This type of device has a lower on-resistance and low on-residual voltage after its action, which can achieve mo...
七月七日晴 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1791  2526  2603  1043  2207  37  51  53  21  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号