2SC2668-OTPE4 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Discrete semiconductor> The transistor> 2SC2668-OTPE4

2SC2668-OTPE4: DescriptionTRANSISTOR VHF BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR, BIP RF Small Signal; CategoryDiscrete semiconductor The transistor; File Size179KB，6 Pages; ManufacturerToshiba Semiconductor; Websitehttp://toshiba-semicon-storage.com/

Download Datasheet Parametric Compare View All

2SC2668-OTPE4 Overview

TRANSISTOR VHF BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR, BIP RF Small Signal

2SC2668-OTPE4 Parametric

Parameter Name	Attribute value
package instruction	IN-LINE, R-PSIP-T3
Reach Compliance Code	unknow
ECCN code	EAR99
Maximum collector current (IC)	0.02 A
Collector-emitter maximum voltage	30 V
Configuration	SINGLE
Minimum DC current gain (hFE)	70
highest frequency band	VERY HIGH FREQUENCY BAND
JESD-30 code	R-PSIP-T3
Number of components	1
Number of terminals	3
Maximum operating temperature	125 °C
Package body material	PLASTIC/EPOXY
Package shape	RECTANGULAR
Package form	IN-LINE
Polarity/channel type	NPN
Certification status	Not Qualified
surface mount	NO
Terminal form	THROUGH-HOLE
Terminal location	SINGLE
transistor applications	AMPLIFIER
Transistor component materials	SILICON
Nominal transition frequency (fT)	550 MHz
Base Number Matches	1

Preview

Download Datasheet

View All

2SC2668-OTPE4 Related Products

	2SC2668-OTPE4	2SC2668-RTPE4	2SC2668-YTPE4	2SC2668TPE4
Description	TRANSISTOR VHF BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR, BIP RF Small Signal	TRANSISTOR VHF BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR, BIP RF Small Signal	TRANSISTOR VHF BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR, BIP RF Small Signal	TRANSISTOR VHF BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR, BIP RF Small Signal
package instruction	IN-LINE, R-PSIP-T3	IN-LINE, R-PSIP-T3	IN-LINE, R-PSIP-T3	IN-LINE, R-PSIP-T3
Reach Compliance Code	unknow	unknow	unknow	unknow
ECCN code	EAR99	EAR99	EAR99	EAR99
Maximum collector current (IC)	0.02 A	0.02 A	0.02 A	0.02 A
Collector-emitter maximum voltage	30 V	30 V	30 V	30 V
Configuration	SINGLE	SINGLE	SINGLE	SINGLE
Minimum DC current gain (hFE)	70	40	100	40
highest frequency band	VERY HIGH FREQUENCY BAND	VERY HIGH FREQUENCY BAND	VERY HIGH FREQUENCY BAND	VERY HIGH FREQUENCY BAND
JESD-30 code	R-PSIP-T3	R-PSIP-T3	R-PSIP-T3	R-PSIP-T3
Number of components	1	1	1	1
Number of terminals	3	3	3	3
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	IN-LINE	IN-LINE
Polarity/channel type	NPN	NPN	NPN	NPN
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
surface mount	NO	NO	NO	NO
Terminal form	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE	THROUGH-HOLE
Terminal location	SINGLE	SINGLE	SINGLE	SINGLE
transistor applications	AMPLIFIER	AMPLIFIER	AMPLIFIER	AMPLIFIER
Transistor component materials	SILICON	SILICON	SILICON	SILICON
Nominal transition frequency (fT)	550 MHz	550 MHz	550 MHz	550 MHz
Base Number Matches	1	1	1	1

Recommended Resources

Three-phase four-wire active energy meter is directly connected to the circuit

Electric fan computer controller circuit

Ericsson GH338 charger circuit

Temperature control fan circuit

The most practical basic diagram circuit 13 - thyristor overcurrent protection circuit 2

555 power saving, anti-theft automatic lighting circuit

#In the Cloud#Tickets are in rush, tickets for the Cloud Computing Conference are worth 2,000 yuan!: [font=黑体][size=5][color=#ff0000]Congratulations to netizen [url=https://home.eeworld.com.cn/my/aiguodelaoge.html][b]aiguodelaoge[/b][/url] for winning a ticket to the 5th China Cloud Computing Confere...; EEWORLD社区 Embedded System

How to use D flip-flop to achieve delay???: A D flip-flop delays one CLK cycle. If it delays 10 CLK cycles, it means it triggers a few more beats. How should the program be written?StartFragmentA D flip-flop program reg A_ZRE0_CROSS_MOVE; alway...; cetc50 FPGA/CPLD

How to make Acticesync support UDP?: I am making a GPS vehicle terminal. With Acticesync, I can debug in single step. Unfortunately, I can only debug TCP protocol. I can't debug UDP because I heard that Acticesync doesn't support it. I w...; lc258 Embedded System

About transfer function: Recently, I was reading about circuit principle analysis. Regarding the transfer function, I introduced an exponential sine wave excitation to analyze the steady-state response, and finally introduced...; 15272693963 Integrated technical exchanges

Learn FPGA from Teacher Xia (1) Why Verilog can support large-scale design: [flash]http://www.tudou.com/v/sYYYpxggFX0/v.swf[/flash]...; soso FPGA/CPLD

Release ZLG Zigbee wireless module evaluation kit, MPU6050 module, DSP28335 development board, BLDC, encoder: ...; mao001 Buy&Sell

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components