EM MICROELECTRONIC-MARIN SA
V6118
2, 4 and 8 Multiplex LCD Driver
Features
n
V 6118 2 is 2 way multiplex with 2 rows and 38 columns
n
V 6118 4 is 4 way multiplex with 4 rows and 36 columns
n
V 6118 8 is 8 way multiplex with 8 rows and 32 columns
n
Low dynamic current, 150
µ
A max.
o
n
Low standby current, 1
µ
A max. at 25 C
n
Voltage bias and mux signal generation on chip
n
Display refresh on chip, 40 x 8 RAM for display storage
n
Display RAM addressable as 8, 40 bit words
n
Column driver only mode to have 40 column outputs
n
Crossfree cascadable for large LCD applications
n
Separate logic and LCD supply voltage pins
n
Wide power supply range, V
DD
: 2 to 6 V, V
LCD
: 2 to 8 V
n
BLANK function for LCD blanking on power up etc.
n
Voltage bias inputs for applications with large pixel sizes
n
Bit mapped
n
Serial input / output
n
Very low external component count
o
o
n
-40 C to +85 C temperature range
n
No busy states
n
LCD updating synchronized to the LCD refresh signal
n
QFP52 and TAB packages
Typical Operating Configuration
V6118 8
Description
The V 6118 is a universal low multiplex LCD driver. The Ver-
sion V 6118 2 drives two ways multiplex (two blackplanes)
LCD, the version V 6118 4, four way multiplex LCD, and the
V 6118 8, eight way multiplex LCD. The display refresh is
handled on chip via a 40 x 8 bit RAM which holds the LCD
content driven by the driver. LCD pixels (or segments) are
addressed on a one to one basis with the 40 x 8 bit RAM ( a
set bit corresponds to an activated LCD pixel). The V 6118
has very low dynamic current consumption, 150
µ
A max.,
making it particularly attractive for portable and battery
powered applications. The wide operating range on both
the logic (V
DD
) and the LCD (V
LCD
) supply voltages offers
much application flexibility. The LCD bias generation is
internal. The voltage bias levels can also be provided extern-
nally for applications having large pixels sizes. The V 6118
can be used as a column only driver for cascading in large
display applications. In the column only mode, 40 column
Outputs available to address the display. A BLANK func-
tion is provided to blank the LCD, useful at power up to hold
the display blank until the microprocessor has updated the
display RAM.
QFP52
V6118
Applications
n
Balances and scales
n
Automotive displays
n
Utility meters
n
Large displays (public information panels etc.)
n
Pagers
n
Portable, battery operated products
n
Telephones
1
V6118 2/4/8
Absolute Maximum Ratings
V
DD
V
LCD
V
LOGIC
V
DISP
T
STO
P
MAX
V
SMAX
T
S
-0.3V to +8V
-0.3V to +9V
-0.3V to V
DD
+0.3V
-0.3V to V
LCD
+0.3V
- 65 to +150
o
C
100 mW
1000V
250
o
C x 10 s
Handling Procedures
This device has built-in protection against high static voltages
or electric fields; however, anti-static precautions must be taken
as for any other CMOS component. Unless otherwise specified,
proper operation can only occur when all terminal voltages are
kept within the supply voltage range. Unused inputs must
always be tied to a defined logic voltage level.
Operating Conditions
Stresses above these listed maximum ratings may cause
permanent damage to the device. Exposure beyond specified
operating conditions may affect device reliability or cause
malfunction.
Electrical Characteristics
I
LCD
I
DD
I
DD
I
DD
I
SS
See note
1)
See note at T
A
= + 25
o
C
1)
See note
2)
See note
3)
See note at T
A
= + 25
o
C
0 < V
IN
< V
DD
o
at T
A
= + 25 C
1)
100
0.1
3
200
0.1
150
1
12
250
1
µA
µA
µA
µA
µA
I
IN
C
IN
V
IL
V
IH
V
IH
V
OH
V
OL
R
OUT
R
OUT
R
OUT
R
BIAS
R
BIAS
R
BIAS
±V
DC
1
8
0
2.0
3.0
100
0.8
V
DD
V
DD
nA
pF
V
V
V
V
V
k
Ω
k
Ω
k
Ω
k
Ω
k
Ω
k
Ω
mV
Table 3
I
H
= 4 mA
I
L
= 4 mA
I
OUT
= 10
µ
A, V
LCD
= 7 V
I
OUT
= 10
µ
A, V
LCD
= 3 V
I
OUT
= 10
µ
A, V
LCD
= 2 V
I
OUT
= 10
µ
A, V
LCD
= 7 V
I
OUT
= 10
µ
A, V
LCD
= 3 V
I
OUT
= 10
µ
A, V
LCD
= 2 V
See tables 4a and 4b,
V
LCD
= 5 V
2.4
0.4
0.5
1.2
9
16
18
30
30
1.5
2.5
20
25
50
1)
2)
3)
4)
All outputs open, STR at V
SS
, FR = 400 Hz, all other inputs at V
DD
.
All outputs open, STR at V
SS
, FR = 400 Hz, f
CLK
= 1 MHz, all other inputs at V
DD
.
All outputs open, all inputs at V
DD
.
This is the impedance between the voltage bias level pins (V1, V2, or V3) and the output pins S1 to S40
when a given voltage bias level is driving the outputs (S1 to S40).
5)
This is the impedance seen at the segment pin. Outputs measured one at a time.
2
V6118 2/4/8
V 6118 as a row and column driver (COL inactive)
40 bit load cycle, RAM address provided by address bit 1 to (n*)
CLK
DI
STR
*
n = the V6118 version number (i.e. 2,4, or 8)
1)
A set address bit corresponds to a write enabled RAM
Address, the same data can be written to more than one
RAM address by setting the required address bits.
CLK
DI
Col39
STR
1)
A set address bit corresponds to a write enabled RAM
address,the same data can be written to more than one
RAM address by setting the required address bits.
4
Power technology
京公网安备 11010802033920号
EEWORLD
