EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

SN74AUP1G02DCKTE4

Description
Logic Gates Lo PWR SNGL 2Input Pos NOR Gate
Categorylogic    logic   
File Size22KB,1 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Environmental Compliance
Stay tuned Parametric Compare

SN74AUP1G02DCKTE4 Online Shopping

Suppliers Part Number Price MOQ In stock  
SN74AUP1G02DCKTE4 - - View Buy Now

SN74AUP1G02DCKTE4 Overview

Logic Gates Lo PWR SNGL 2Input Pos NOR Gate

SN74AUP1G02DCKTE4 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerTexas Instruments
Parts packaging codeSOIC
package instructionTSSOP, TSSOP5/6,.08
Contacts5
Reach Compliance Codeunknow
seriesAUP/ULP/V
JESD-30 codeR-PDSO-G5
JESD-609 codee4
length2 mm
Load capacitance (CL)30 pF
Logic integrated circuit typeNOR GATE
MaximumI(ol)0.0017 A
Humidity sensitivity level1
Number of functions1
Number of entries2
Number of terminals5
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSSOP
Encapsulate equivalent codeTSSOP5/6,.08
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packingTR
Peak Reflow Temperature (Celsius)260
power supply1.2/3.3 V
Prop。Delay @ Nom-Su26.2 ns
propagation delay (tpd)26.2 ns
Certification statusNot Qualified
Schmitt triggerNO
Maximum seat height1.1 mm
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)0.8 V
Nominal supply voltage (Vsup)1.2 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formGULL WING
Terminal pitch0.65 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width1.25 mm

SN74AUP1G02DCKTE4 Related Products

SN74AUP1G02DCKTE4 SN74AUP1G02DBVRG4 SN74AUP1G02DCKRE4 SN74AUP1G02DCKTG4
Description Logic Gates Lo PWR SNGL 2Input Pos NOR Gate Logic Gates Lo PWR SNGL 2Input Pos NOR Gate Logic Gates Lo PWR SNGL 2Input Pos NOR Gate Logic Gates Lo PWR SNGL 2Input Pos NOR Gate
Is it lead-free? Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to
Maker Texas Instruments Texas Instruments Texas Instruments Texas Instruments
Parts packaging code SOIC SOT-23 SOIC SOIC
package instruction TSSOP, TSSOP5/6,.08 LSSOP, TSOP5/6,.11,37 TSSOP, TSSOP5/6,.08 TSSOP, TSSOP5/6,.08
Contacts 5 5 5 5
Reach Compliance Code unknow unknow unknow unknow
series AUP/ULP/V AUP/ULP/V AUP/ULP/V AUP/ULP/V
JESD-30 code R-PDSO-G5 R-PDSO-G5 R-PDSO-G5 R-PDSO-G5
JESD-609 code e4 e4 e4 e4
length 2 mm 2.9 mm 2 mm 2 mm
Load capacitance (CL) 30 pF 30 pF 30 pF 30 pF
Logic integrated circuit type NOR GATE NOR GATE NOR GATE NOR GATE
MaximumI(ol) 0.0017 A 0.0017 A 0.0017 A 0.0017 A
Humidity sensitivity level 1 1 1 1
Number of functions 1 1 1 1
Number of entries 2 2 2 2
Number of terminals 5 5 5 5
Maximum operating temperature 85 °C 85 °C 85 °C 85 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C
Output characteristics 3-STATE 3-STATE 3-STATE 3-STATE
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code TSSOP LSSOP TSSOP TSSOP
Encapsulate equivalent code TSSOP5/6,.08 TSOP5/6,.11,37 TSSOP5/6,.08 TSSOP5/6,.08
Package shape RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, LOW PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
method of packing TR TR TR TR
Peak Reflow Temperature (Celsius) 260 260 260 260
power supply 1.2/3.3 V 1.2/3.3 V 1.2/3.3 V 1.2/3.3 V
Prop。Delay @ Nom-Su 26.2 ns 26.2 ns 26.2 ns 26.2 ns
propagation delay (tpd) 26.2 ns 26.2 ns 26.2 ns 26.2 ns
Certification status Not Qualified Not Qualified Not Qualified Not Qualified
Schmitt trigger NO NO NO NO
Maximum seat height 1.1 mm 1.45 mm 1.1 mm 1.1 mm
Maximum supply voltage (Vsup) 3.6 V 3.6 V 3.6 V 3.6 V
Minimum supply voltage (Vsup) 0.8 V 0.8 V 0.8 V 0.8 V
Nominal supply voltage (Vsup) 1.2 V 1.2 V 1.2 V 1.2 V
surface mount YES YES YES YES
technology CMOS CMOS CMOS CMOS
Temperature level INDUSTRIAL INDUSTRIAL INDUSTRIAL INDUSTRIAL
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Terminal form GULL WING GULL WING GULL WING GULL WING
Terminal pitch 0.65 mm 0.95 mm 0.65 mm 0.65 mm
Terminal location DUAL DUAL DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 1.25 mm 1.6 mm 1.25 mm 1.25 mm
Here is a sample program for 12F683AD acquisition, dual channel.
//******************************** #include"Use.h" #include "Ver.H"#include#define MAX_REF (5000) //5.00v #define MAX_UK (1) //Maximum measurement range of ratio coefficient 10 #define U_CH (0) //volt...
mon51 Microchip MCU
SEED-DEC6416 is available for purchase, second-hand is also acceptable
Looking to buy 2 SEED-DEC6416 development boards, second-hand is also OK. If you have stock, please contact me on QQ: 466242178...
guoping2292 Buy&Sell
Compilation problem~
MACRO MOV_PC_LR [ THUMBCODE bx lr | mov pc,lr ] MEND MACRO MOVEQ_PC_LR [ THUMBCODE bxeq lr | moveq pc,lr ] MEND What do MACRO and MEND mean here? I have seen it several times but still don't understan...
冰山一角 Embedded System
How can I avoid the FAN-OUT warning programmatically?
If you use Quartus software to compile VHDL or VERILOG, and use LEVEL 3 warning level, many FAN-OUT warnings will be generated. How to deal with them? Especially using programming methods, how to avoi...
eeleader FPGA/CPLD
What op amp bandwidth do I need?
[align=left][color=#000]Transferred from: deyisupport[/color][/align] [align=left][color=#000]The transimpedance amplifier is a general-purpose operational amplifier whose output voltage depends on th...
maylove Analogue and Mixed Signal
Intel is forced to relax netbook resolution specification restrictions: 1366x768 specifications are allowed
According to Taiwan PC industry, although Intel still has no intention to relax the 10-inch LCD screen size threshold for netbooks, it allows the use of higher resolution panel specifications. Therefo...
bootloader Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 151  1261  1682  1865  1799  4  26  34  38  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号