GS8162Z36BGD-150IVT datasheet, PDF

Datasheet> All Categories > storage> storage> GS8162Z36BGD-150IVT

GS8162Z36BGD-150IVT: DescriptionZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165; Categorystorage storage; File Size2MB，32 Pages; ManufacturerGSI Technology; Websitehttp://www.gsitechnology.com/; Environmental Compliance

Download Datasheet Parametric View All

GS8162Z36BGD-150IVT Overview

ZBT SRAM, 512KX36, 7.5ns, CMOS, PBGA165, 13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165

GS8162Z36BGD-150IVT Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	GSI Technology
Parts packaging code	BGA
package instruction	13 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
Contacts	165
Reach Compliance Code	unknown
ECCN code	3A991.B.2.B
Maximum access time	7.5 ns
Other features	FLOW-THROUGH OR PIPELINED ARCHITECTURE; ALSO OPERATES WITH 2.5V SUPPLY
JESD-30 code	R-PBGA-B165
JESD-609 code	e1
length	15 mm
memory density	18874368 bit
Memory IC Type	ZBT SRAM
memory width	36
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	524288 words
character code	512000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	512KX36
Package body material	PLASTIC/EPOXY
encapsulated code	LBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, LOW PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.4 mm
Maximum supply voltage (Vsup)	2 V
Minimum supply voltage (Vsup)	1.7 V
Nominal supply voltage (Vsup)	1.8 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	13 mm

Preview

Download Datasheet

View All

GS8162ZxxB(B/D)-xxxV

119- & 165-Bump BGA

Commercial Temp

Industrial Temp

Features

• NBT (No Bus Turn Around) functionality allows zero wait

Read-Write-Read bus utilization; fully pin-compatible with

both pipelined and flow through NtRAM™, NoBL™ and

ZBT™ SRAMs

• 1.8 V or 2.5 V core power supply

• 1.8 V or 2.5 V I/O supply

• User-configurable Pipeline and Flow Through mode

• ZQ mode pin for user-selectable high/low output drive

• IEEE 1149.1 JTAG-compatible Boundary Scan

• On-chip write parity checking; even or odd selectable

• On-chip parity encoding and error detection

• LBO pin for Linear or Interleave Burst mode

• Pin-compatible with 2M, 4M, and 8M devices

• Byte write operation (9-bit Bytes)

• 3 chip enable signals for easy depth expansion

• ZZ Pin for automatic power-down

• JEDEC-standard 119- and 165-bump BGA packages

• RoHS-compliant 119- and 165-bump BGA packages

available

18Mb Pipelined and Flow Through

Synchronous NBT SRAM

250 MHz–150 MHz

1.8 V or 2.5 V V

1.8 V or 2.5 V I/O

Functional Description

for

The GS8162ZxxB(B/D)-xxxV is an 18Mbit Synchronous

Static SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL

or other pipelined read/double late write or flow through read/

single late write SRAMs, allow utilization of all available bus

bandwidth by eliminating the need to insert deselect cycles

when the device is switched from read to write cycles.

Parameter Synopsis

-250

3.0

4.0

280

330

5.5

210

240

sig

Pipeline

3-1-1-1

tCycle

Curr (x18)

Curr (x32/x36)

tCycle

Curr (x18)

Curr (x32/x36)

Flow Through

2-1-1-1

Rev: 1.03 9/2008

1/32

n—

sco

inu

-200

3.0

5.0

230

270

6.5

185

205

Because it is a synchronous device, address, data inputs, and

read/write control inputs are captured on the rising edge of the

input clock. Burst order control (LBO) must be tied to a power

rail for proper operation. Asynchronous inputs include the

Sleep mode enable (ZZ) and Output Enable. Output Enable can

be used to override the synchronous control of the output

drivers and turn the RAM's output drivers off at any time.

Write cycles are internally self-timed and initiated by the rising

edge of the clock input. This feature eliminates complex off-

chip write pulse generation required by asynchronous SRAMs

and simplifies input signal timing.

The GS8162ZxxB(B/D)-xxxV may be configured by the user

to operate in Pipeline or Flow Through mode. Operating as a

pipelined synchronous device, in addition to the rising-edge-

triggered registers that capture input signals, the device

incorporates a rising edge triggered output register. For read

cycles, pipelined SRAM output data is temporarily stored by

the edge-triggered output register during the access cycle and

then released to the output drivers at the next rising edge of

clock.

The GS8162ZxxB(B/D)-xxxV is implemented with GSI's high

performance CMOS technology and is available in a JEDEC-

standard 119-bump or 165-bump BGA package.

-150

3.8

6.7

185

210

7.5

170

190

Unit

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

Recommended Resources

New ultra-thin fully integrated proximity sensor, do you know?

Photocurrent integrator

Microcurrent-voltage conversion circuit

Bidirectional motor proportional drive circuit

Telephone automatic recording control device (1) circuit diagram

AC welding machine no-load power-saving circuit

[Nucleo experience] + STM32 Nucleo Getting Started Preparation: [Nucleo Experience] + STM32 Nucleo Getting Started Preparation The cards in the STM32 Nucleo kit box can help us get started easily and search for sites related to STM32 Nucleo. However, we also have ...; 蓝雨夜 stm32/stm8

Wuhan Haoyu Microelectronics is recruiting digital IC and analog IC talents with high salary: 1. Company Profile: Wuhan Haoyu Microelectronics Co., Ltd. is a national high-tech enterprise located in Wuhan Guandong Science and Technology Park. Company History: The company was established in Sep...; 武汉昊昱微电子 Recruitment

Please advise@: How can I avoid being blocked when posting? I get blocked all the time. I don't dare to post anymore....; xchem Talking

Selection of linear voltage regulator chip resistors: Dear experts, for linear voltage regulator chips, resistors need to be added during output. For example, TPS7A4901, the input voltage is 3-36V, the output is 1.2-33V, and the maximum output current is...; 萤火 Power technology

How to solve error 1406 "Unable to create top-level child window"? Attached code: bool CMyEdit::Create(CString& str,int iId) { int res = CEdit::Create(WS_CHILD | WS_VISIBLE ,CRect(0,0,0,0),this,iId); TRACE(L"%d",GetLastError());//Error 1406 is obtained here. The topmost child windo...; bin8888 Embedded System

How to use virtual pc to build vxworks development environment: I saw a method on the Internet to use vmware to build vxworks, and tried to use virtualpc to build it, but because there is no floppy drive, I don't know how to proceed. I don't know how to use the vi...; tiandi Real-time operating system RTOS

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components