530SC791M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 530SC791M000DG

530SC791M000DG: DescriptionLVDS Output Clock Oscillator, 791MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530SC791M000DG Overview

LVDS Output Clock Oscillator, 791MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530SC791M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	791 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Astable circuits prone to oscillation

Lam Soon AYE-203B multifunctional food processor circuit diagram

FOTILE FYW-T2 intelligent hot and cold water dispenser circuit diagram

Oscillator circuit composed of integrated circuit

Three-band graphic equalizer

33. Power supply circuit diagram of CTX-C15 VGA high-resolution color display

[Meet friends by disassembling] 6-year-old Lenovo V470 gets a second life, disassemble and clean it + add memory and SSD hard drive: Since the beginning of summer, the fan of my laptop has been humming when I turned it on. I was shocked to find that the temperature was 80 degrees. I remembered that the last time I cleaned the dust ...; mcu200689 Making friends through disassembly

Analysis of watchdog in AT91SAM3S4B: Author: Mr. Lu, lecturer of Huaqing Yuanjian Embedded College. Basic Principle of WDT Watchdog Watchdog, also known as Watchdog Timer, is a timer circuit, which generally has one input, called kicking...; farsight2009 Embedded System

Discussion on the establishment of component models in DXP: In Protel DXP, there are generally four types of component models: Footprint; Simulation; PCB 3D; Signal Integrity. I want to know how to create the last three models. The more detailed and operable t...; dirty PCB Design

QC1602A Display: [i=s]This post was last edited by paulhyde on 2014-9-15 02:58[/i] I am using a qc1602a LCD screen, but the official program does not display it. Please help!...; 一生何求 Electronics Design Contest

AD/DA acquisition based on FPGA (attached source code): [table=98%] [tr][td][size=16px]Source code[/size][size=16px] 1 Project background[/size][size=16px]1.1 AD conversion[/size][align=left][size=16px][color=#333333][font=微软雅黑][size=18px] AD conversion is...; njiggih FPGA/CPLD

Flash memory error root cause analysis and testing: From [url=http://mp.weixin.qq.com/s?timestamp=1465022244&src=3&ver=1&signature=K1hVRQIEY4ayRVl4q3MSIJNYap3JPwfqz45EDdrVujaAqQFL6azAQnb3QN6xZ1sfUi2LbugpVCwkgRCA2Z-POjjwXPA8bodA2h658R4jGul7HXPemyyI8AcnN...; 白丁 FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components