DM54LS253W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> DM54LS253W

DM54LS253W: DescriptionMultiplexer, LS Series, 1-Func, 4 Line Input, 1 Line Output, True Output, TTL, CDFP16, CERAMIC, FP-16; Categorylogic logic; File Size159KB，6 Pages; ManufacturerFairchild; Websitehttp://www.fairchildsemi.com/

Download Datasheet Parametric Compare View All

DM54LS253W Overview

Multiplexer, LS Series, 1-Func, 4 Line Input, 1 Line Output, True Output, TTL, CDFP16, CERAMIC, FP-16

DM54LS253W Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Fairchild
Parts packaging code	DFP
package instruction	DFP, FL16,.3
Contacts	16
Reach Compliance Code	unknown
series	LS
JESD-30 code	R-GDFP-F16
JESD-609 code	e0
length	9.6645 mm
Logic integrated circuit type	MULTIPLEXER
MaximumI(ol)	0.012 A
Number of functions	1
Number of entries	4
Output times	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DFP
Encapsulate equivalent code	FL16,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	14 mA
Prop。Delay @ Nom-Sup	25 ns
propagation delay (tpd)	35 ns
Certification status	Not Qualified
Maximum seat height	2.032 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	6.604 mm

Preview

Download Datasheet

View All

This Material Copyrighted By Its Respective Manufacturer

DM54LS253W Related Products

	DM54LS253W	54LS253DMQB	54LS253LMQB	54LS253FMQB	DM54LS253J
Description	Multiplexer, LS Series, 1-Func, 4 Line Input, 1 Line Output, True Output, TTL, CDFP16, CERAMIC, FP-16	Multiplexer, LS Series, 1-Func, 4 Line Input, 1 Line Output, True Output, TTL, CDIP16, CERAMIC, DIP-16	Multiplexer, LS Series, 1-Func, 4 Line Input, 1 Line Output, True Output, TTL, CQCC20, CERAMIC, LCC-20	Multiplexer, LS Series, 1-Func, 4 Line Input, 1 Line Output, True Output, TTL, CDFP16, CERAMIC, FP-16	Multiplexer, LS Series, 1-Func, 4 Line Input, 1 Line Output, True Output, TTL, CDIP16, CERAMIC, DIP-16
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DFP	DIP	QLCC	DFP	DIP
package instruction	DFP, FL16,.3	DIP, DIP16,.3	CERAMIC, LCC-20	DFP, FL16,.3	DIP, DIP16,.3
Contacts	16	16	20	16	16
Reach Compliance Code	unknown	unknow	unknown	unknown	unknown
series	LS	LS	LS	LS	LS
JESD-30 code	R-GDFP-F16	R-GDIP-T16	S-CQCC-N20	R-GDFP-F16	R-GDIP-T16
JESD-609 code	e0	e0	e0	e0	e0
length	9.6645 mm	19.43 mm	8.89 mm	9.6645 mm	19.43 mm
Logic integrated circuit type	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER	MULTIPLEXER
MaximumI(ol)	0.012 A	0.012 A	0.012 A	0.012 A	0.012 A
Number of functions	1	1	1	1	1
Number of entries	4	4	4	4	4
Output times	1	1	1	1	1
Number of terminals	16	16	20	16	16
Maximum operating temperature	125 °C	125 °C	125 °C	125 °C	125 °C
Minimum operating temperature	-55 °C	-55 °C	-55 °C	-55 °C	-55 °C
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE	3-STATE
Output polarity	TRUE	TRUE	TRUE	TRUE	TRUE
Package body material	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED	CERAMIC, METAL-SEALED COFIRED	CERAMIC, GLASS-SEALED	CERAMIC, GLASS-SEALED
encapsulated code	DFP	DIP	QCCN	DFP	DIP
Encapsulate equivalent code	FL16,.3	DIP16,.3	LCC20,.35SQ	FL16,.3	DIP16,.3
Package shape	RECTANGULAR	RECTANGULAR	SQUARE	RECTANGULAR	RECTANGULAR
Package form	FLATPACK	IN-LINE	CHIP CARRIER	FLATPACK	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V	5 V
Maximum supply current (ICC)	14 mA	14 mA	14 mA	14 mA	14 mA
propagation delay (tpd)	35 ns	35 ns	35 ns	35 ns	35 ns
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum seat height	2.032 mm	5.08 mm	1.905 mm	2.032 mm	5.08 mm
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V	5 V
surface mount	YES	NO	YES	YES	NO
technology	TTL	TTL	TTL	TTL	TTL
Temperature level	MILITARY	MILITARY	MILITARY	MILITARY	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	FLAT	THROUGH-HOLE	NO LEAD	FLAT	THROUGH-HOLE
Terminal pitch	1.27 mm	2.54 mm	1.27 mm	1.27 mm	2.54 mm
Terminal location	DUAL	DUAL	QUAD	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	6.604 mm	7.62 mm	8.89 mm	6.604 mm	7.62 mm
Maker	Fairchild	-	Fairchild	-	Fairchild
Prop。Delay @ Nom-Sup	25 ns	-	25 ns	25 ns	25 ns
Filter level	-	MIL-STD-883 Class B	MIL-STD-883 Class B	MIL-STD-883 Class B	-
Base Number Matches	-	1	1	1	-

Recommended Resources

Simple and practical power regulator circuit

Temperature data acquisition system circuit

Adjustable voltage stabilized power supply circuit diagram using op amp

555 bomb throwing game machine circuit

Lighted inverter circuit

temperature compensation circuit

IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA: [font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...; aimyself FPGA/CPLD

Problems with EMP injection into triodes: [color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...; xmxxwyh Analog electronics

Ask a simple VHDL question, the signal line is assigned an initial value: I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...; sioca FPGA/CPLD

USB short body patch specification diagram useful take away: USB short body patch specification diagram...; qwqwqw2088 PCB Design

I don't know how to do the homework assigned by the teacher today. Can anyone give me some advice?: Experiment 3 Priority inheritance 1 Experimental purpose Master the strategy of embedded real-time operating system ?C/OS-II to solve priority inversion - the principle of priority inheritance. 2 Prin...; sanny777 Embedded System

What does the asterisk mean in Tiantong core material?: What do the asterisks in the picture mean?...; kankelo RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components