AP5S-FREQ-F-J-T datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> AP5S-FREQ-F-J-T

AP5S-FREQ-F-J-T: DescriptionHCMOS/TTL Output Clock Oscillator, 10MHz Min, 166MHz Max, ROHS COMPLIANT PACKAGE-4; CategoryPassive components oscillator; File Size153KB，2 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

AP5S-FREQ-F-J-T Overview

HCMOS/TTL Output Clock Oscillator, 10MHz Min, 166MHz Max, ROHS COMPLIANT PACKAGE-4

AP5S-FREQ-F-J-T Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Abracon
Reach Compliance Code	compliant
Other features	TAPE AND REEL; TRI-STATE OUTPUT ENABLE/DISABLE FUNCTION
maximum descent time	3.5 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
Manufacturer's serial number	AP5S
Installation features	SURFACE MOUNT
Maximum operating frequency	166 MHz
Minimum operating frequency	10 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-30 °C
Oscillator type	HCMOS/TTL
Output load	15 pF
physical size	7.0mm x 5.0mm x 1.6mm
longest rise time	3.5 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %

Preview

Download Datasheet

View All

HCMOS/TTLMABLE

PROPROGRAMMABLE CRYSTAL CLOCK OSCILLATOR

GRAM COMPATIBLE SURFACE-MOUNT

AP5S

FEATURES:

• Performance comparable to fixed frequency oscillator

• Lowest peak-to-peak jitter

• Low supply current

• Alternative to long lead-time XO's

For Small

Quantities,

Delivery Time

is 1-5 days

Maximum

200

166

+70

125

100

3.63

2.75

55.0

3.5

RoHS

Compliant

5.0 x 3.2 x 1.2mm

| | | | | | | | | | | | | | |

ELECTRICAL SPECIFICATIONS:

3.3V, 2.5V OPERATION

Characteristics

Frequency Range 3.3V

2.5V

Operation Temp. Range (See Options)

Storage Temp. Range (See Options)

Overall Frequency Stability * (See Options)

Input Voltage (Operating Vdd)

3.3V

2.5V

Symmetry at 1/2 Vdd

Rise and fall time (Tr/Tf)**

Output Voltage

VOH

VOL

Start-up Time

Tri-state Function (Input to pin 1)

Jitter peak-to-peak

Phase Jitter (RMS, 12kHz to 20MHz)

Output Type

pSec

Input Current

Unit

MHz

°C

ppm

nSec

msec

Minimum

-55

-100

2.97

2.25

Typical

3.3

2.5

Vdd-0.4min

0.4V max

pin 1 : High or Open , pin 3 : Enable

pin 1 : Low , pin 3 : Disable

2.5

CMOS

* Inclusive of calibration @25°C, operating temperature range, input voltage variation, load variation, aging, shock, and vibration.

** Transition times are measured between 10% and 90% of Vdd with an output load of 15 pf.

OPTIONS & PART IDENTIFICATION:

(Left blank if standard)

AP5S -Frequency- - -

Supply Voltage

Blank*

3.3 V

2.5 V

*3.3V : Standard

Operating Temp.

0°C to +50°C

-10°C to +60°C

-20°C to +70°C

-30°C to +70°C

-30°C to +85°C

-40°C to +85°C

Freq. Stability

Y(*)

±10ppm

J(**)

±20ppm

±25ppm

±30ppm

±35ppm

±40ppm

±50ppm

Blank

Packaging

Bulk

Tape and Reel

* Available for 0°C to +50°C and -10°C to +60°C only.

** Contact ABRACON for -40°C to +85°C.

TEST CIRCUIT:

Revised: 5.15.07

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Recommended Resources

What is the role of constant current circuit in power supply?

Homemade 100Wx2HI-FI power amplifier

TX2/RX2 circuit-a

Series transistor oscillation circuit

Alarm self-locking circuit

23.2-700HZ adjustable high-pass filter circuit diagram

SPEC Downloads: Can anyone please tell me if there is any component SPEC download?...; ZHANGZUHE Integrated technical exchanges

I met the dcexpert moderator in Shenzhen today: Today I met the moderator of dcexpert at the Smart Wearable Device Application Summit:loveliness::loveliness:, a very nice person:lol:lol, I have been traveling in Shenzhen for most of the day today, ...; 强仔00001 DIY/Open Source Hardware

The upper limit for each mobile phone is US$2.5. How much 5G patent fees can Huawei collect?: On March 16, Huawei released the "Huawei Innovation and Intellectual Property White Paper 2020" in Shenzhen, launched the Huawei Patent Digital Wall, and announced its 5G patent licensing rate standar...; eric_wang Talking

How does FPGA prevent theft?: What are some tricks for FPGA encryption? Ask an expert!...; eeleader FPGA/CPLD

WNS TNS problem in Vivado: I would like to ask about WNS and TNS in Vivado. Why does the report after my design generates the bitstream show that WNS is less than 0, but the function is still correct after downloading the board...; 成谶 FPGA/CPLD

Fabrication of a proportional frequency discriminator: I changed the phase discriminator to the proportional discriminator directly, and the parameters did not change. Why is the output not the modulation signal but the carrier signal? Thank you...; ckx提问 Analog electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components