EEWORLDEEWORLDEEWORLD

Part Number

Search

5962F9687302QYA

Description
OTP ROM, 8KX8, 45ns, CMOS, CDFP28, 0.490 X 0.740 INCH, 0.050 INCH PITCH, FP-28
Categorystorage    storage   
File Size337KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962F9687302QYA Overview

OTP ROM, 8KX8, 45ns, CMOS, CDFP28, 0.490 X 0.740 INCH, 0.050 INCH PITCH, FP-28

5962F9687302QYA Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDFP
package instructionDFP,
Contacts28
Reach Compliance Codeunknown
ECCN codeEAR99
Maximum access time45 ns
JESD-30 codeR-CDFP-F28
JESD-609 codee0
length18.288 mm
memory density65536 bit
Memory IC TypeOTP ROM
memory width8
Number of functions1
Number of terminals28
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize8KX8
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTIN LEAD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose300k Rad(Si) V
width12.446 mm
Standard Products
UT28F64 Radiation-Hardened 8K x 8 PROM
Data Sheet
August 2001
FEATURES
q
Programmable, read-only, asynchronous, radiation-
hardened, 8K x 8 memory
- Supported by industry standard programmer
q
35ns and 45ns maximum address access time (-55
o
C to
+125
o
C)
q
TTL compatible input and TTL/CMOS compatible output
levels
q
Three-state data bus
q
Low operating and standby current
- Operating: 100mA maximum @28.6MHz
Derating: 3mA/MHz
- Standby: 500µA maximum (post-rad)
q
Radiation-hardened process and design; total dose
irradiation testing to MIL-STD-883, Method 1019
-
-
-
Total dose: 1E6 rad(Si)
LET
TH
(0.25) ~ 100 MeV-cm
2
/mg
SEL Immune >128 MeV-cm
2
/mg
- Saturated Cross Section cm
2
per bit, 1.0E-11
- 1.2E-8 errors/device-day, Adams 90% geosynchronous
heavy ion
-
Memory cell LET threshold: >128 MeV-cm
2
/mg
q
QML Q & V compliant part
- AC and DC testing at factory
q
Packaging options:
- 28-pin 100-mil center DIP (0.600 x 1.4)
- 28-lead 50-mil center flatpack (0.490 x 0.74)
q
V
DD
: 5.0 volts
+
10%
q
Standard Microcircuit Drawing 5962-96873
PRODUCT DESCRIPTION
The UT28F64 amorphous silicon anti-fuse PROM is a high
performance, asynchronous, radiation-hardened,
8K x 8 programmable memory device. The UT28F64 PROM
features fully asychronous operation requiring no external clocks
or timing strobes. An advanced radiation-hardened twin-well
CMOS process technology is used to implement the UT28F64.
The combination of radiation- hardness, fast access time, and low
power consumption make the UT28F64 ideal for high speed
systems designed for operation in radiation environments.
A(12:0)
DECODER
MEMORY
ARRAY
SENSE AMPLIFIER
CE
PE
OE
PROGRAMMING
CONTROL
LOGIC
DQ(7:0)
Figure 1. PROM Block Diagram
1
(A-Current Signal Detection Device) First Prize of Zhejiang Province_Hangzhou Dianzi University
[align=center][font=微软雅黑, "][size=14px][align=left]This design uses STM32F407 as the core to achieve isolated current measurement. Use TDA2030 to power amplify the input signal, and the current is tra...
sigma Electronics Design Contest
What is the Report ID in HID?
Hello everyone: I need to control a USB sound card via HID. I have successfully opened the USB device and called HidP_GetCaps. But when writing data via WriteFile, there is a problem. The API document...
jingdongbo Embedded System
【Altera soc experience tour】+ Implementation of wireless routing design based on ad hoc network on FPGA-SOC (3)
FPGA software part of the intermediate frequency design of DUC design of PFIR design This scheme requires the design of a 72-order 3-fold interpolation programmable FIR filter (i.e. PFIR), with an inp...
muhan9 FPGA/CPLD
【Discussion】Capture mode pulse counting
I want to use 430 to measure the number of pulses of an external input pulse in 1 second. I use Timer_A to set the timer for 1 second, and then define the input pin as capture mode. Every time a pulse...
wujieling Microcontroller MCU
EEWORLD University Hall----Hands on Sensorless 2(B)
Hands on Sensorless 2(B):https://training.eeworld.com.cn/course/181...
dongcuipin Talking
Is this what the 0 detection is like?
I often see posts about 0 detection, but I don't know what function they want to achieve. Some even cite foreign papers, which are very complicated and difficult to understand. I simulated the attache...
captzs Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2133  1241  1219  1693  1460  43  25  35  30  2 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号