EEWORLDEEWORLDEEWORLD

Part Number

Search

2SD1348-SA

Description
Power Bipolar Transistor, 4A I(C), 50V V(BR)CEO, 1-Element, NPN, Silicon, TO-126, Plastic/Epoxy, 3 Pin
CategoryDiscrete semiconductor    The transistor   
File Size166KB,2 Pages
ManufacturerSANYO
Websitehttp://www.semic.sanyo.co.jp/english/index-e.html
Download Datasheet Parametric View All

2SD1348-SA Overview

Power Bipolar Transistor, 4A I(C), 50V V(BR)CEO, 1-Element, NPN, Silicon, TO-126, Plastic/Epoxy, 3 Pin

2SD1348-SA Parametric

Parameter NameAttribute value
Objectid1417096820
package instructionFLANGE MOUNT, R-PSFM-T3
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresLOW NOISE
Maximum collector current (IC)4 A
Collector-emitter maximum voltage50 V
ConfigurationSINGLE
Minimum DC current gain (hFE)100
JEDEC-95 codeTO-126
JESD-30 codeR-PSFM-T3
Number of components1
Number of terminals3
Package body materialPLASTIC/EPOXY
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Polarity/channel typeNPN
Maximum power consumption environment10 W
Certification statusNot Qualified
surface mountNO
Terminal formTHROUGH-HOLE
Terminal locationSINGLE
transistor applicationsSWITCHING
Transistor component materialsSILICON
VCEsat-Max0.5 V
A complete collection of commonly used materials for FPGA design
[i=s]This post was last edited by paulhyde on 2014-9-15 09:00[/i] Everyone, please take a look. . . ....
dgqbt Electronics Design Contest
It's fate
I am studying electromechanical engineering. I want a graduation project on serial communication design and analysis between PCs. I wonder if there is one. If there is, please help me. Thank you for y...
lbxz520 MCU
WinCE 5.0 power consumption problem
How much current does your system consume when it is working normally? Please briefly describe your hardware configuration and how to reduce power consumption~! How much current does it consume in idl...
holiday Embedded System
Problems with SMS modem data transmission
When sending data, if the modem has just been powered on, the first transmission is always unsuccessful, but the second transmission is successful. I would like to know the reason and solution. Thank ...
肯清 Embedded System
ALTERA FPGA-based low-latency QDR2 RAM controller solution
QDR2 RAM is a special structure of SRAM. Its read and write ports are separated and there are two sets of read and write data buses. The address is shared by read and write. For QDR2 RAM with a burst ...
dai189 ARM Technology

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2416  503  2088  995  608  49  11  43  21  13 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号