76040G-23E-32JD datasheet, PDF

Datasheet> All Categories > The connector> The connector> 76040G-23E-32JD

76040G-23E-32JD: DescriptionMIL Series Connector, 32 Contact(s), Steel, Female, Crimp Terminal, Receptacle; CategoryThe connector The connector; File Size60KB，1 Pages; ManufacturerHiRel Connectors Inc; Websitehttps://hirelco.net

Download Datasheet Parametric View All

76040G-23E-32JD Overview

MIL Series Connector, 32 Contact(s), Steel, Female, Crimp Terminal, Receptacle

76040G-23E-32JD Parametric

Parameter Name	Attribute value
Maker	HiRel Connectors Inc
Reach Compliance Code	unknown
Other features	STANDARD: MIL-DTL-38999
Back shell type	SOLID
Body/casing type	RECEPTACLE
Connector type	MIL SERIES CONNECTOR
Contact to complete cooperation	NOT SPECIFIED
Contact point gender	FEMALE
Coupling type	BAYONET
DIN compliance	NO
empty shell	NO
Environmental characteristics	CORROSION RESISTANT; ENVIRONMENT RESISTANT; FLUID RESISTANT
Filter function	NO
IEC compliance	NO
MIL compliance	YES
Manufacturer's serial number	76040
Plug information	MULTIPLE MATING PARTS AVAILABLE
Mixed contacts	NO
Installation type	PANEL
Options	GENERAL PURPOSE
Shell material	STEEL
Housing size	23
Termination type	CRIMP
Total number of contacts	32

Preview

Download Datasheet

View All

MS27656

Rear Panel Wall Mount Environment Resisting Receptacle

MIL-DTL-38999

Series I Receptacles

2 PL

CHAMFERED OR

ROUNDED 4 PL

MAX

ØD

VV Thd

ØP

4 PL

EQUAL WITHIN .015 [0.38]

8 PL

(Class T only)

SHELL

SIZE

+.001/-.005

ØD

.085 [2.16]

.115 [2.92]

MAX

ØP

.128 [3.25]

.147 [3.73]

.359 [9.13]

±.020

[±0.51]

.938 [23.83]

VV Thd

CLASS 2A

UNEF

.4375-28

.5625-24

.6875-24

.8125-20

.9375-20

1.0625-18

1.1875-18

1.3125-18

1.4375-18

+.015/-.000

[+0.03/-0.13] [+0.38/-0.00]

.572 [14.53]

.700 [17.78]

.850 [21.59]

.975 [24.77]

1.100 [27.94]

1.207 [30.66]

1.332 [33.83]

1.457 [37.01]

1.582 [40.18]

+.000/-.005 +.010/-.005

[+0.00/-0.13] [+0.25/-0.13]

.469 [11.91] .820 [20.83]

.500 [12.70] .790 [20.07]

.406 [10.31] 1.031 [26.19]

.453 [11.51] 1.125 [28.58]

.484 [12.31] 1.219 [30.96]

.531 [13.49] 1.312 [33.32]

.578 [14.61] 1.438 [36.53]

.625 [15.88] 1.562 [39.67]

.687 [17.46] 1.688 [42.88]

.750 [19.05] 1.812 [46.02]

DIMENSIONS ARE IN INCHES [MILLIMETERS]

United States

– 760 W. Wharton Drive, Claremont CA. 91711

▪

Ph: 909-626-1820

▪

FAX: 909-399-0626

▪

Web:

www.HIRELCO.com

Europe

– 5 Rue Des Longues Raies, Z.I. Des Garennes, 78440; Gargenville, France

▪

Ph: 33(0) 1-309-38999 or U.K. 44(0)1-980-843887

▪

FAX 33(0) 1-309-38913

▪

Web:

www.HIRELCO.com

A-20

Recommended Resources

Forward and reverse operation reverse braking circuit 3

Precision Voltage to Frequency Converter

calendar clock circuit

100W VMOS tube inverter power supply circuit

Pulse generator circuit with variable pulse width

Differential Feeder Driver Circuit

Multi-Rail DC/DC Converters Enable Wearable Devices: [align=left][color=#000]From smart watches to fitness trackers, wearable devices are becoming increasingly popular. In the case of health monitors, data is processed and displayed on a small integrate...; maylove Analogue and Mixed Signal

Error when adding NAND FLASH to kernel image: After adding the components, the following prompt appears: Failed to add the PCI NAND Flash Driver (SDNPCID) feature (SYSGEN_MSFLASH) to the platform. Someone suggested to modify several files, but I ...; 浪儿飘 Embedded System

Crossover: Some information about frequency divider...; 我是教大的 MCU

[Easy to play with Bluetooth] Sequence 4: Qingyun Bluetooth development board driver installation: [align=left][color=rgb(68, 68, 68)][backcolor=rgb(255, 255, 255)][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][size=4][b] Please indicate the source and author when reprinting [/b]: All righ...; tony1573 RF/Wirelessly

Are there any FPGA development boards suitable for students that can be recommended?: I am studying encryption algorithm design. Can you recommend a suitable development board for me? Is there any suitable one within 300 yuan? Thank you...; 智慧生物 FPGA/CPLD

Analysis of Android's memory allocation mechanism and how to optimize Android's memory allocation: :funk::@::@: The source of the matter is my Sate210 (S5pv210) board. I burned the system.img compiled from the Android2.3.4 source code provided by Samsung agents and the Android2.3.7 source code from...; Wince.Android Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components