EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3808AC-DF-33NH-24.576000Y

Description
LVCMOS Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size640KB,16 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric Compare View All

SIT3808AC-DF-33NH-24.576000Y Overview

LVCMOS Output Clock Oscillator,

SIT3808AC-DF-33NH-24.576000Y Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompli
Factory Lead Time8 weeks
Other featuresTR
Maximum control voltage3.2 V
Minimum control voltage0.1 V
maximum descent time2 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate200 ppm
frequency stability10%
JESD-609 codee4
linearity1%
Installation featuresSURFACE MOUNT
Nominal operating frequency24.576 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 0.9mm
longest rise time2 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Base Number Matches1
SiT3808
1 MHz to 80 MHz High Performance MEMS VCXO
The Smart Timing Choice
The Smart Timing Choice
Features
Applications
Any frequency between 1 MHz and 80 MHz with 6 decimal places of
accuracy
100% pin-to-pin drop-in replacement to quartz-based VCXO
Frequency stability as tight as ±10 ppm
Widest pull range options from ±25 ppm to ±1600 ppm
Industrial or extended commercial temperature range
Superior pull range linearity of ≤1%, 10 times better than quartz
LVCMOS/LVTTL compatible output
Four industry-standard packages: 2.5 mm x 2.0 mm (4-pin),
3.2 mm x 2.5mm (4-pin), 5.0 mm x 3.2 mm (6-pin), 7.0 mm x 5.0 mm
(6-pin)
Instant samples with
Time Machine II
and
field programmable
oscillators
RoHS and REACH compliant, Pb-free, Halogen-free and
Antimony-free
Telecom clock synchronization, instrumentation
Low bandwidth analog PLL, jitter cleaner, clock recovery, audio
Video, 3G/HD-SDI, FPGA, broadband and networking
Electrical Specifications
Parameter
Output Frequency Range
Frequency Stability
Table 1. Electrical Characteristics
[1, 2, 3]
Symbol
f
F_stab
Min.
1
-10
-25
-50
Aging
Operating Temperature Range
F_aging
T_use
-5
-20
-40
Supply Voltage
Vdd
1.71
2.25
2.52
2.97
Current Consumption
Standby Current
Idd
I_std
Pull Range
[5, 6]
Upper Control Voltage
PR
VC_U
Typ.
1.8
2.5
2.8
3.3
31
29
Max.
80
+10
+25
+50
+5
+70
+85
1.89
2.75
3.08
3.63
33
31
70
10
Unit
MHz
ppm
ppm
ppm
ppm
°C
°C
V
V
V
V
mA
mA
A
A
ppm
V
V
V
V
V
kΩ
pF
%
kHz
Contact SiTime for 16 kHz and other high bandwidth options
No load condition, f = 20 MHz, Vdd = 2.5V, 2.8V or 3.3V
No load condition, f = 20 MHz, Vdd = 1.8V
Vdd = 2.5V, 2.8V, 3.3V, ST = GND, output is Weakly Pulled Down
Vdd = 1.8V, ST = GND, output is Weakly Pulled Down
See the Absolute Pull Range and APR table on
page 10
Vdd = 1.8V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.5V, Voltage at which maximum deviation is guaranteed.
Vdd = 2.8V, Voltage at which maximum deviation is guaranteed.
Vdd = 3.3V, Voltage at which maximum deviation is guaranteed.
Voltage at which minimum deviation is guaranteed.
10 years, 25°C
Extended Commercial
Industrial
Additional supply voltages between 2.5V and 3.3V can be
supported. Contact
SiTime
for additional information.
Inclusive of Initial tolerance
[4]
at 25 °C, and variation over
temperature, rated supply voltage and load.
Condition
Frequency Range
Frequency Stability and Aging
Supply Voltage and Current Consumption
VCXO Characteristics
±25, ±50, ±100, ±150, ±200,
±400, ±800, ±1600
1.7
2.4
2.7
3.2
Lower Control Voltage
Control Voltage Input Impedance
Control Voltage Input Capacitance
Linearity
Frequency Change Polarity
Control Voltage Bandwidth (-3dB)
VC_L
Z_in
C_in
Lin
V_BW
100
5
0.1
Positive slope
8
0.1
1
SiTime Corporation
Rev. 1.01
990 Almanor Avenue, Sunnyvale, CA 94085
(408) 328-4400
www.sitime.com
Revised January 8, 2015

SIT3808AC-DF-33NH-24.576000Y Related Products

SIT3808AC-DF-33NH-24.576000Y SIT3808AI-C3-33EH-22.156250T SIT3808AC-D2-33NY-26.986500T SIT3808AC-D2-33NY-26.986500Y SIT3808AC-DF-33SY-45.158400T SIT3808AC-DF-33SY-45.158400Y SIT3808AC-DF-33SY-49.152000Y
Description LVCMOS Output Clock Oscillator, LVCMOS Output Clock Oscillator, LVCMOS Output Clock Oscillator, LVCMOS Output Clock Oscillator, LVCMOS Output Clock Oscillator, LVCMOS Output Clock Oscillator, LVCMOS Output Clock Oscillator,
Is it lead-free? Lead free Lead free Lead free Lead free Lead free Lead free Lead free
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to
Reach Compliance Code compli compli compliant compliant compliant compliant compliant
Factory Lead Time 8 weeks 8 weeks 8 weeks 8 weeks 8 weeks 8 weeks 8 weeks
Other features TR ENABLE/DISABLE FUNCTION; TR TR TR STANDBY; ENABLE/DISABLE FUNCTION; TR STANDBY; ENABLE/DISABLE FUNCTION; TR STANDBY; ENABLE/DISABLE FUNCTION; ALSO COMPATIBLE WITH LVTTL O/P
Maximum control voltage 3.2 V 3.2 V 3.2 V 3.2 V 3.2 V 3.2 V 3.2 V
Minimum control voltage 0.1 V 0.1 V 0.1 V 0.1 V 0.1 V 0.1 V 0.1 V
maximum descent time 2 ns 2 ns 2 ns 2 ns 2 ns 2 ns 2 ns
Frequency Adjustment - Mechanical NO NO NO NO NO NO NO
Frequency offset/pull rate 200 ppm 200 ppm 800 ppm 800 ppm 800 ppm 800 ppm 800 ppm
frequency stability 10% 50% 25% 25% 10% 10% 10%
JESD-609 code e4 e4 e4 e4 e4 e4 e4
linearity 1% 1% 1% 1% 1% 1% 1%
Installation features SURFACE MOUNT SURFACE MOUNT SURFACE MOUNT SURFACE MOUNT SURFACE MOUNT SURFACE MOUNT SURFACE MOUNT
Nominal operating frequency 24.576 MHz 22.15625 MHz 26.9865 MHz 26.9865 MHz 45.1584 MHz 45.1584 MHz 49.152 MHz
Maximum operating temperature 70 °C 85 °C 70 °C 70 °C 70 °C 70 °C 70 °C
Minimum operating temperature -20 °C -40 °C -20 °C -20 °C -20 °C -20 °C -20 °C
Oscillator type LVCMOS LVCMOS LVCMOS LVCMOS LVCMOS LVCMOS LVCMOS
Output load 15 pF 15 pF 15 pF 15 pF 15 pF 15 pF 15 pF
physical size 7.0mm x 5.0mm x 0.9mm 5.0mm x 3.2mm x 0.75mm 7.0mm x 5.0mm x 0.9mm 7.0mm x 5.0mm x 0.9mm 7.0mm x 5.0mm x 0.9mm 7.0mm x 5.0mm x 0.9mm 7.0mm x 5.0mm x 0.9 mm
longest rise time 2 ns 2 ns 2 ns 2 ns 2 ns 2 ns 2 ns
Maximum supply voltage 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V 3.63 V
Minimum supply voltage 2.97 V 2.97 V 2.97 V 2.97 V 2.97 V 2.97 V 2.97 V
Nominal supply voltage 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V 3.3 V
surface mount YES YES YES YES YES YES YES
maximum symmetry 55/45 % 55/45 % 55/45 % 55/45 % 55/45 % 55/45 % 55/45 %
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au)
Maker - - SiTime SiTime SiTime SiTime SiTime
wince compile kernel error
Starting sysgen phase for project ( speech ) Sysgening platform E:\\platform\smdk2440 CEBUILD: Building(E:\\platform\common) BUILD: [Thrd:Sequence:Type] Message BUILD: [00:0000000000:PROGC ] Checking ...
coolbi5 Embedded System
EEWORLD University ---- Building Block DAC: System Thinking Method
Building Block DAC: Systems Thinking Approach : https://training.eeworld.com.cn/course/5273This video explains how a precision DAC is used in different circuits and how to find the suitability of a DA...
hi5 Talking
i.MX51 netbook solution and IMX51 seminar
Welcome all electronic engineers and engineering technicians to attend the conference jointly held by China Network and Freescale Semiconductor on October 21, 2009. The "Using Freescale i.MX51 to meet...
njlianjian Embedded System
Single package six-channel digital isolator and IPM interface reference design for inverter
[i=s]This post was last edited by Jacktang on 2019-7-14 17:43[/i]Single package six-channel digital isolator and IPM interface reference design for inverters,This design implements a three-phase inver...
Jacktang Microcontroller MCU
Ask about 2440CAMERA interruption problem
I would like to ask friends who have worked on 2440CAMERA, which signals generate the three interrupt sources INT_CAM_C, INT_CAM_P, and INT_CAM? I hope kind people can give me some advice....
imaybach Embedded System
How does PIC12F675 determine which input port caused the interrupt?
As the title says, any input on the 6 ports of 12F675 will cause an interrupt. When multiple input ports are set, how can we determine which input port caused the interrupt?Please enlighten me. Thanks...
YuanLaiRC Microchip MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2099  1906  673  1442  1389  43  39  14  30  28 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号