EEWORLDEEWORLDEEWORLD

Part Number

Search

DKA0102-81G

Description
IC Socket, DIP102, 102 Contact(s),
CategoryThe connector    socket   
File Size1MB,4 Pages
ManufacturerAdvanced Interconnections Corp.
Environmental Compliance  
Download Datasheet Parametric View All

DKA0102-81G Overview

IC Socket, DIP102, 102 Contact(s),

DKA0102-81G Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAdvanced Interconnections Corp.
Reach Compliance Codecompliant
ECCN codeEAR99
Contact to complete cooperationGOLD OVER NICKEL
Contact completed and terminatedGold (Au) - with Nickel (Ni) barrier
Contact materialBERYLLIUM COPPER/COPPER ALLOY
Device slot typeIC SOCKET
Type of equipment usedDIP102
Shell materialPOLYIMIDE
JESD-609 codee4
Number of contacts102
ADVANCED
®
INTERCONNECTIONS
®
Board to Board
Interconnections
5 Energy Way, P.O. Box 1019, West Warwick, RI 02893 USA Tel. 800-424-9850 / 401-823-5200 • Fax 401-823-8723 • Email advintcorp@aol.com • Internet http://www.advintcorp.com
.100" (2.54 mm) Pitch Board to Board Interconnections
NB/LNB - Single Row
Molded Female
DRS - Dual Row
Molded Female
NA - Single Row
Molded Male
DRA - Dual Row
Molded Male
KSS - Single Row
Peel-A-Way
®
Female
DKS - Dual Row
Peel-A-Way
®
Female
NEW PHOTO
Low Profile
Board to Board
KSA - Single Row
Peel-A-Way
®
Male
DKA - Dual Row
Peel-A-Way
®
Male
Features:
!
High reliability method of
interconnecting.
!
Reliable mechanical support.
!
Complete flexibility. If the board to
board spacing you need is not shown
on pages 54 - 55 , consult factory.
Terminals and Contacts:
Terminal: Brass - Copper Alloy 360,
ASTM-B-16
Contact: Beryllium Copper - Copper
Alloy 172, ASTM-B-194
Plating:
Terminal: Gold over Nickel or
Tin-Lead over Nickel
Contact: Gold over Nickel or
Tin-Lead over Nickel
Body Material:
Molded -
Glass filled thermoplastic
Polyester (P
.B.T.) U.L. Rated 94V-O,
-60
°
C to 140
°
C (-76
°
F to 284
°
F)
High Temp Molded
- High temp. glass
filled thermoplastic, U.L. Rated 94V-O,
-60
°
C to 260
°
C (-76
°
F to 500
°
F)
Peel-A-Way
®
- Polyimide Film - Temp.
range -269
°
C to 400
°
C(-452
°
F to 752
°
F)
Page 52
How To Order
Single and Dual RowFemale
NB
010
-01
T
G
Contact Plating
G - Gold
T - Tin-Lead
Terminal Plating
G - Gold
T - Tin-Lead
Terminal Type
See page 53 for available
terminal types.
Body Type
NB/LNB - Single Row Molded
HNB/HLNB - Single Row High Temp Molded
KSS - Single Row Peel-A-Way
®
DRS - Dual Row Molded
HDRS - Dual Row High Temp Molded
DKS - Dual Row Peel-A-Way
®
Number of Pins
NB/LNB - 3 - 32, KSS - 2 - 100
DRS - 20 - 70, DKS - 4 - 200
How To Order
Single and Dual Row Male
NA
Body Type
NA - Single Row Molded
HNA - Single Row High Temp Molded
KSA - Single Row Peel-A-Way
®
DRA - Dual Row Molded
HDRA - Dual Row High Temp Molded
DKA - Dual Row Peel-A-Way
®
010
-68
T
Terminal Plating
G - Gold
T - Tin-Lead
Terminal Type
See page 53 for available
terminal types.
Number of Pins
NA/HNA - 3 - 32, KSA - 2 - 100
DRA/HDRA - 20 - 70, DKA - 4 - 200
Peel-A-Way® covered by patent rights issued and or pending.
inch/(mm)
[NXP Rapid IoT Review] In the second week, I can finally open Rapid IoT Studio!
After the last charge, the battery of the NXP Rapid IoT evaluation kit was exhausted in just one night. Is it because the LCD is always on or because all the sensors in the kit are set to run at full ...
dwwzl RF/Wirelessly
I can't see the comments since yesterday.
Is it necessary to review?...
eagler8 Suggestions & Announcements
Siemens Industrial Automation Data Collection (September 20, 2019)
Siemens Industrial Automation Data Collection (August 9, 2019) Download address: http://www.ad.siemens.com.cn/service/download/documentlist.pdfThis content is originally created by osdocument , a user...
osdocument Download Centre
sst microcontroller
This is the microcontroller we use in the taxi meter. It is very cheap and quite practical!...
gaoxiao MCU
FPGA realizes pipeline structure FFT processor
...
至芯科技FPGA大牛 FPGA/CPLD
What files does Modelsim need for post-simulation? In addition to sdf
I have the .sdf file exported by the layout tool, the gate-level netlist .v, and the process file .lib. I added the .sdf file to the simulation settings, but it can't be compiled. It says that the gat...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2457  518  1416  2267  1888  50  11  29  46  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号