EEWORLDEEWORLDEEWORLD

Part Number

Search

EC1320HSTTS-FREQ1-G2TR

Description
CRYSTAL OSCILLATOR, CLOCK, 0.25 MHz - 24 MHz, HCMOS/TTL OUTPUT, ROHS COMPLIANT, DIP-8/4
CategoryPassive components    oscillator   
File Size130KB,2 Pages
ManufacturerECLIPTEK
Websitehttp://www.ecliptek.com
Environmental Compliance
Download Datasheet Parametric View All

EC1320HSTTS-FREQ1-G2TR Overview

CRYSTAL OSCILLATOR, CLOCK, 0.25 MHz - 24 MHz, HCMOS/TTL OUTPUT, ROHS COMPLIANT, DIP-8/4

EC1320HSTTS-FREQ1-G2TR Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerECLIPTEK
Reach Compliance Codecompliant
Other featuresTAPE AND REEL; TRI-STATE ENABLE; 5 PPM/YEAR AGING AVAILABLE
maximum descent time10 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee3
Manufacturer's serial numberEC13
Installation featuresSURFACE MOUNT
Maximum operating frequency24 MHz
Minimum operating frequency0.25 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeHCMOS/TTL
Output load2 TTL, 15 pF
physical size13.2mm x 13.2mm x 5.6mm
longest rise time10 ns
Maximum supply voltage3.6 V
Minimum supply voltage3 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
EC13
Series
• Crystal Clock Oscillators
• CMOS/TTL Output
• +3.3V Supply Voltage
• Tri-State Output Option
• Custom Lead Length & Gull Wing Options
• 8 pin DIP Metal Package
• RoHS Compliant (Pb-free)
ELECTRICAL SPECIFICATIONS
Frequency Range (MHz)
Operating Temperature Range
Storage Temperature Range
Supply Voltage (V
DD
)
Input Current
0.250MHz to 24.000MHz
24.001MHz to 70.000MHz
70.001MHz to 125.000MHz
Frequency Tolerance / Stability
Inclusive of all conditions: Calibration Tolerance at 25°C,
Frequency Stability over the Operating Temperature Range,
Supply Voltage Change, Output Load Change, First Year
Aging at 25°C, Shock, and Vibration
Output Voltage Logic High (V
OH
)
w/ TTL Load
w/ HCMOS Load
Output Voltage Logic Low (V
OL
)
Rise Time / Fall Time
w/ TTL Load
w/ LVCMOS Load
10% to 90% of Waveform w/LVCMOS Load or
0.4V
DC
to 2.4V
DC
w/TTL Load
10% to 90% of Waveform w/LVCMOS Load
10% to 90% of Waveform w/LVCMOS Load
Duty Cycle
Load Drive Capability
Tri-State Input Voltage
at 50% of Waveform
< 24.000MHz
> 24.000MHz
V
IH
:No Connection
V
IH
:>2.2V
DC
V
IL
:<0.8V
DC
Aging (at 25°C)
Start Up Time
Period Jitter: Absolute
Period Jitter: One Sigma
EC13
H 5.6
L 13.2
W 13.2
OSCILLATOR
0.250MHz to 125.000MHz
0°C to 70°C
-40°C to 85°C
-55°C to 125°C
3.3V
DC
±0.3V
DC
10mA Maximum
25mA Maximum
45mA Maximum
±100ppm, ±50ppm, ±25ppm, or
±20ppm Maximum (0°C to 70°C Only)
2.4V
DC
Minimum
2.7V
DC
Minimum
0.4V
DC
Maximum
0.5V
DC
Maximum
10 nSeconds Max. < 24.000MHz
10 nSeconds Max. < 24.000MHz
6 nSeconds Max. 24.000MHz to 70.000MHz
4 nSeconds Max. 70.001MHz to 125.000MHz
50 ±10(%) (Standard) or 50 ±5(%) (Optional)
2TTL or 15pF LVCMOS Load
15pF LVCMOS Load
Enables Output
Enables Output
Disables Output: High Impedance
±5ppm / year Maximum
10 mSeconds Maximum
±100pSeconds Maximum
±25pSeconds Maximum
MANUFACTURER
CATEGORY
SERIES
PACKAGE
VOLTAGE
CLASS
REV
.
DATE
ECLIPTEK CORP.
OSCILLATOR
EC13
8 pin DIP
3.3V
OS21
08/06
800-ECLIPTEK www.ecliptek.com for latest revision
Specifications subject to change without notice.
430 MCU serial port universal code library (simplified version)
430 MCU serial port universal code library (simplified version)...
Aguilera Microcontroller MCU
Understanding of FPGA
I have studied EDA for half a semester, but I feel like I have not learned anything. The teacher came last week and said that I have just started to study, and before that I was just preparing for the...
张大爷 Analogue and Mixed Signal
2010 China Linux Kernel Developer Conference, if you want to attend, please take a look
China Linux Kernel Developer Conference ( CLK ) is the highest-level technical event in the field of Linux kernel in China. The conference is based on the concept of "freedom, collaboration, and creat...
心仪 Linux and Android
[Scripting language learning] Introduction to Python scripting language
Introduction to Python Scripting Language...
七月七日晴 Analog electronics
What is the highest MHz that Altera's FPGA can run at?
Are there any Altera FPGAs that can run at 400MHz?...
psd0208 FPGA/CPLD
Improving bandwidth to create a future-proof CATV solution
The advent of DOCSIS 3.1 has enabled CATV providers to increase upstream and downstream capacity. The next generation of DOCSIS 4.0 products is currently in the design phase. Using the right CATV ampl...
石榴姐 RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1138  1185  1692  1918  2144  23  24  35  39  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号