EEWORLDEEWORLDEEWORLD

Part Number

Search

PHG.2B.015.LLAD99T

Description
Fiber Optic Connector, Single/multi Mode, Simplex, Socket,
CategoryThe connector    The connector   
File Size516KB,8 Pages
ManufacturerLEMO
Websitehttp://www.lemo-china.com
Environmental Compliance
Download Datasheet Parametric View All

PHG.2B.015.LLAD99T Overview

Fiber Optic Connector, Single/multi Mode, Simplex, Socket,

PHG.2B.015.LLAD99T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerLEMO
Reach Compliance Codeunknown
ECCN codeEAR99
Body/casing typeSOCKET
Connection TypeSIMPLEX
Connector typeFIBER OPTIC CONNECTOR
Contact to complete cooperationNOT SPECIFIED
Contact materialNOT SPECIFIED
Coupling typeSNAP
DIN complianceNO
IEC complianceNO
MIL complianceNO
modelSINGLE/MULTI
Installation typeCABLE
Multifunctional debugging and testing assistant - DDS amplitude adjustment AD5620
[b]Multi-function debugging and testing assistant - DDS amplitude adjustment AD5620[/b][font=Helvetica, Arial, sans-serif][color=#000000]Environment Description: CubeSuites+ [/color][/font] [font=Helv...
蓝雨夜 Renesas Electronics MCUs
PCB multilayer board panel
Dear experts, please teach me the PCB multilayer board tutorial, using AD15...
刘木木 PCB Design
EDA
[i=s] This post was last edited by paulhyde on 2014-9-15 09:28 [/i] DSP and FPGA...
495277071 Electronics Design Contest
How far has the domestic motor driver chip developed?
I am a layman, and my recent investment project involves driver chips. I would like to ask the experts what the current domestic situation of this industry is, how difficult it is to design smart moto...
dmbg Motor Drive Control(Motor Control)
Show the process of WEBENCH design + low-cost clock source design
[i=s]This post was last edited by mengyun2801 on 2014-6-10 00:14[/i] I had some understanding of the importance of the Clock in the system when I attended other seminars. At that time, the clock produ...
mengyun2801 Analogue and Mixed Signal
Two circuits for modeling the behavior of a two-input AND gate
Behavioral modeling sequential logic circuit:module and_gate1(clk, a, b, s);input clk;input a;input b;output reg s;//Behavioral modeling sequential logic circuit (two-input AND gate)always @ (posedge ...
zxopenljx FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 370  2540  206  1744  392  8  52  5  36  46 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号