EEWORLDEEWORLDEEWORLD

Part Number

Search

QT600806-1121

Description
Board Connector, 80 Contact(s), 2 Row(s), Female, Straight, 0.025 inch Pitch, Surface Mount Terminal, Locking, Ivory Insulator, Plug
CategoryThe connector    The connector   
File Size96KB,1 Pages
ManufacturerFOXCONN
Websitehttp://www.fit-foxconn.com/
Download Datasheet Parametric View All

QT600806-1121 Overview

Board Connector, 80 Contact(s), 2 Row(s), Female, Straight, 0.025 inch Pitch, Surface Mount Terminal, Locking, Ivory Insulator, Plug

QT600806-1121 Parametric

Parameter NameAttribute value
MakerFOXCONN
Reach Compliance Codeunknown
Other featuresTAPE & REEL PACK,W/METAL EAR
Board mount optionsPOLARIZATION POST
body width0.205 inch
subject depth0.157 inch
body length1.27 inch
Body/casing typePLUG
Connector typeBOARD CONNECTOR
Contact to complete cooperationAU ON NI
Contact completed and terminatedTIN/LEAD OVER NICKEL
Contact point genderFEMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact resistance40 mΩ
Contact styleBELLOWED TYPE
Durability100 Cycles
maximum insertion force.973 N
Insulation resistance1000000000 Ω
Insulator colorIVORY
insulator materialLIQUID CRYSTAL POLYMER (LCP)
Manufacturer's serial numberQT60
Plug contact pitch0.025 inch
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature85 °C
Minimum operating temperature-55 °C
PCB contact patternRECTANGULAR
PCB contact row spacing4.2926 mm
Plating thickness10u inch
polarization keyPOLARIZED HOUSING
Rated current (signal)0.5 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal length
Terminal pitch0.635 mm
Termination typeSURFACE MOUNT
Total number of contacts80
Evacuation force-minimum value.1946 N

QT600806-1121 Preview

Download Datasheet
SPECIFICATIONS
Board to Board Connector
QT60 Series
0.635mm [.025”] Pitch
Vertical, Plug
Mated w ith QT61 Series
Mechanical
Mating Force:
100gf max. per Contact
Unmating Force:
20gf min. per Contact
Durability:
100 Cycles
Electrical
Current Rating:
0.5A DC
Contact Resistance:
40m
max.
Insulation Resistance:
1000M
min.
Physical
Housing:
LCP, UL 94V-0 rated in Ivory White Color
Contact:
Phosphor Bronze
Plating:
50u” min. Nickel Base Plating
10u” min. Gold plating on Contact Area
100u” min Tin/Lead on Solder Tail Area
Metal Ear:
Brass
Metal Clip:
Stanless
Operating Temperature:
-55
to +85
DRAWING
ORDERING
I N FO R M ATI O N
PRODUCT NO.: Q T 6 0 * * * 6 - 1 1 2 1
Metal Ear
1=W/ M/E
6=0.635 [0.025] Pitch
0=Plug
Package
2=Tape&Reel,W/ Metal Clip
Post
1=W/ Post
020=20 Pos.
Profile Height
1=4.0 [0.157]
Contact Area Plating
6=10u" Gold
All specification & dimensions are subject to change, please call your nearest Foxconn sales representative for update information.
My opinion on blocking and non-blocking assignments in FPGA Verilog language
[size=5]For Verilog beginners, blocking assignment and non-blocking assignment should be distinguished. I guess the common explanation of the application of these two assignment methods, when to use b...
Aguilera DSP and ARM Processors
[RVB2601 creative application development] lite LED controller
[i=s]This post was last edited by iysheng on 2022-6-5 15:22[/i][RVB2601 creative application development] lite LED controller Project Background In order to overcome the problems of high cost and sing...
iysheng XuanTie RISC-V Activity Zone
DM642 external SDRAM connection problem
The memory of DM642 itself is far from enough for video processing, and external memory expansion is required. One SDRAM is 32 bits. I checked the information and found that two SDRAMs are used to exp...
ysulzw DSP and ARM Processors
EEWORLD University ---- CES 2015 Focus: Novi Redefines Smart Home Security
CES 2015 Focus: Novi Redefines Smart Home Security : https://training.eeworld.com.cn/course/262The team at Novi Security aims to create the world’s simplest and most accessible home security system – ...
dongcuipin Talking
Zhixin Zhaoge takes you to learn FPGA_100-day journey_digital tube design
[b]Zhixinzhaoge takes you to learn FPGA_100-day journey_digital tube design[/b][b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]Dahuige0614[/size]. If you need to rep...
大辉哥0614 FPGA/CPLD
【Design Tools】VHDL Hands-on Manual (Based on Xilinx ISE & ModelSim)
ISE software operation and ModelSim configuration 2Create a new project 3 Create a VHDL source file skeleton 4. Generate a design using the Counter Template Wizard 5. Simulation 6. Create Testbench Wa...
GONGHCU FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号