DT111F02KEM-K datasheet, PDF - EEWORLD Datasheet

DT111F02KEM-K: DescriptionSilicon Controlled Rectifier, 200A I(T)RMS, 111000mA I(T), 200V V(DRM), 200V V(RRM), 1 Element,; CategoryAnalog mixed-signal IC Trigger device; File Size265KB，7 Pages; ManufacturerEUPEC [eupec GmbH]

Download Datasheet Parametric View All

DT111F02KEM-K Overview

Silicon Controlled Rectifier, 200A I(T)RMS, 111000mA I(T), 200V V(DRM), 200V V(RRM), 1 Element,

Parameter Name	Attribute value
Maker	EUPEC [eupec GmbH]
Reach Compliance Code	unknown
Other features	UL RECOGNIZED
Shell connection	ISOLATED
Nominal circuit commutation break time	20 µs
Configuration	SINGLE WITH BUILT-IN FREE-WHEELING DIODE
Critical rise rate of minimum off-state voltage	1000 V/us
Maximum DC gate trigger current	150 mA
Quick connection description	G-GR
Description of screw terminals	2A-CK
JESD-30 code	R-XUFM-X7
On-state non-repetitive peak current	2600 A
Number of components	1
Number of terminals	7
Maximum on-state current	111000 A
Maximum operating temperature	125 °C
Minimum operating temperature	-40 °C
Package body material	UNSPECIFIED
Package shape	RECTANGULAR
Package form	FLANGE MOUNT
Certification status	Not Qualified
Maximum rms on-state current	200 A
Off-state repetitive peak voltage	200 V
Repeated peak reverse voltage	200 V
surface mount	NO
Terminal form	UNSPECIFIED
Terminal location	UPPER
Trigger device type	SCR

European Power-

Semiconductor and

Electronics Company

Marketing Information

TT 111 F

screwing depth

max. 12

fillister head screw

M6x15 Z4-1

plug

A 2,8 x 0,8

III

13,3 5

K1 G1

VWK Febr. 1997

Vibration test bench: The output shaft is light in weight and strong in rigidity, and the common frequency of the axis is over 4000HZ. [img]http://www.giant-force.com.cn/chanpin/images/Article_common6.gif[/img]Using comput...; bjjufu Test/Measurement

Ask for analog electronics knowledge: Question: T9-T12 tubes form a complementary output stage, why is it said that "its voltage gain is equal to 1"? The complementary output stage expands the undistorted output voltage range, and the max...; whwshiyuan1984 Analog electronics

Master's thesis: Paid help: Help to improve a clean room based on FPGA design. Monitoring indicators include temperature, humidity, noise, etc. The framework is ready, but some things are not available, such as the no...; shanshixin1983 FPGA/CPLD

System clock tick: Before starting the clock tick, do I have to create all the required tasks before starting it? In other words, after the clock tick is started, no new tasks can be created. I saw in the 2440 project t...; 使者0123 Embedded System

"Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf: "Verilog HDL Comprehensive Practical Tutorial" by J.Bhasker, translated by Sun Haiping.pdf...; 雷北城 FPGA/CPLD

(50 points) Detailed steps for developing with SQL CE in EVC, preferably with examples: I want to know the detailed steps of using SQL CE to develop in EVC. It is better to have examples. I have never worked on databases and don't quite understand the process of database development. Now...; afobbi Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components