EEWORLDEEWORLDEEWORLD

Part Number

Search

DT200F12KEB-A

Description
Silicon Controlled Rectifier, 410A I(T)RMS, 200000mA I(T), 1200V V(DRM), 1200V V(RRM), 1 Element,
CategoryAnalog mixed-signal IC    Trigger device   
File Size254KB,7 Pages
ManufacturerEUPEC [eupec GmbH]
Download Datasheet Parametric View All

DT200F12KEB-A Overview

Silicon Controlled Rectifier, 410A I(T)RMS, 200000mA I(T), 1200V V(DRM), 1200V V(RRM), 1 Element,

DT200F12KEB-A Parametric

Parameter NameAttribute value
MakerEUPEC [eupec GmbH]
Reach Compliance Codeunknown
Other featuresFAST
Shell connectionISOLATED
Nominal circuit commutation break time20 µs
ConfigurationSINGLE WITH BUILT-IN FREE-WHEELING DIODE
Critical rise rate of minimum off-state voltage50 V/us
Maximum DC gate trigger current250 mA
Quick connection descriptionG-GR
Description of screw terminals2K-CA
JESD-30 codeR-XUFM-X7
On-state non-repetitive peak current6400 A
Number of components1
Number of terminals7
Maximum on-state current200000 A
Maximum operating temperature125 °C
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Certification statusNot Qualified
Maximum rms on-state current410 A
Off-state repetitive peak voltage1200 V
Repeated peak reverse voltage1200 V
surface mountNO
Terminal formUNSPECIFIED
Terminal locationUPPER
Trigger device typeSCR
European Power-
Semiconductor and
Electronics Company
Marketing Information
TT 200 F
35
28,5
5
6
115
80
9
18
M8
92
18
AK
K
K1 G1
K2 G2
A
VWK Okt. 1996
Table of correspondence between scale and frequency
When using a single-chip microcomputer to generate an audio signal, you must first calculate the time constant of the timer. To make the single-chip microcomputer generate standard notes, you need to ...
忙忙草 MCU
How to achieve more accurate uS or mS level delay when writing the underlying driver of wince?
For example, I want a GPIO to be set to a high level first, and then become a low level after 2uS....
yezhenyu Embedded System
Asking for help from the forum about setting DDS on FPGA
: Let's start with the program: module DDS1(CLK1,DAC1,enable); input CLK1 ; input enable ; output[9:0] DAC1; reg [31:0] B1; parameter N=32'hfffff ; parameter M=32'h0 ; always @(negedge enable) begin i...
523335234 FPGA/CPLD
Protel wiring design considerations
Protel wiring design...
lorant PCB Design
EEWORLD University Hall----New Raspberry Pi 4: Can it replace your PC?
The new Raspberry Pi 4: Can it replace your PC ? : https://training.eeworld.com.cn/course/5324The new Raspberry Pi 4: Can it replace your PC?...
抛砖引玉 DIY/Open Source Hardware
SHT31 Review + Preliminary Understanding of Evaluation Board
After receiving the evaluation board, the first thing I did was to read the user manual. My English foundation is poor, so I can only learn with the help of Baidu Translate. The following is the user ...
hujj Special Edition for Assessment Centres

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1206  1622  2242  1373  1244  25  33  46  28  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号