XC3130A-4PC68I datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Programmable logic devices> Programmable logic> XC3130A-4PC68I

XC3130A-4PC68I: DescriptionField Programmable Gate Array, 100 CLBs, 1500 Gates, 227MHz, 100-Cell, CMOS, PQCC68, PLASTIC, LCC-68; CategoryProgrammable logic devices Programmable logic; File Size698KB，76 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/

Download Datasheet Parametric View All

XC3130A-4PC68I Overview

Field Programmable Gate Array, 100 CLBs, 1500 Gates, 227MHz, 100-Cell, CMOS, PQCC68, PLASTIC, LCC-68

XC3130A-4PC68I Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Objectid	1454197032
Parts packaging code	LCC
package instruction	PLASTIC, LCC-68
Contacts	68
Reach Compliance Code	unknown
Other features	MAX USABLE 2000 LOGIC GATES
maximum clock frequency	227 MHz
Combined latency of CLB-Max	3.3 ns
JESD-30 code	S-PQCC-J68
JESD-609 code	e0
length	24.2316 mm
Humidity sensitivity level	3
Configurable number of logic blocks	100
Equivalent number of gates	1500
Number of entries	58
Number of logical units	100
Output times	58
Number of terminals	68
organize	100 CLBS, 1500 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	QCCJ
Encapsulate equivalent code	LDCC68,1.0SQ
Package shape	SQUARE
Package form	CHIP CARRIER
power supply	5 V
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	5.08 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Terminal surface	TIN LEAD
Terminal form	J BEND
Terminal pitch	1.27 mm
Terminal location	QUAD
width	24.2316 mm

Preview

Download Datasheet

View All

XC3000 Series

Field Programmable Gate Arrays

(XC3000A/L, XC3100A/L)

November 9, 1998 (Version 3.1)

Product Description

•

Complete Development System

- Schematic capture, automatic place and route

- Logic and timing simulation

- Interactive design editor for design optimization

- Timing calculator

- Interfaces to popular design environments like

Viewlogic, Cadence, Mentor Graphics, and others

Features

•

Complete line of four related Field Programmable Gate

Array product families

- XC3000A, XC3000L, XC3100A, XC3100L

Ideal for a wide range of custom VLSI design tasks

- Replaces TTL, MSI, and other PLD logic

- Integrates complete sub-systems into a single

package

- Avoids the NRE, time delay, and risk of conventional

masked gate arrays

High-performance CMOS static memory technology

- Guaranteed toggle rates of 70 to 370 MHz, logic

delays from 7 to 1.5 ns

- System clock speeds over 85 MHz

- Low quiescent and active power consumption

Flexible FPGA architecture

- Compatible arrays ranging from 1,000 to 7,500 gate

complexity

- Extensive register, combinatorial, and I/O

capabilities

- High fan-out signal distribution, low-skew clock nets

- Internal 3-state bus capabilities

- TTL or CMOS input thresholds

- On-chip crystal oscillator amplifier

Unlimited reprogrammability

- Easy design iteration

- In-system logic changes

Extensive packaging options

- Over 20 different packages

- Plastic and ceramic surface-mount and pin-grid-

array packages

- Thin and Very Thin Quad Flat Pack (TQFP and

VQFP) options

Ready for volume production

- Standard, off-the-shelf product availability

- 100% factory pre-tested devices

- Excellent reliability record

Device

XC3020A, 3020L, 3120A

XC3030A, 3030L, 3130A

XC3042A, 3042L, 3142A, 3142L

XC3064A, 3064L, 3164A

XC3090A, 3090L, 3190A, 3190L

XC3195A

Max Logic

Gates

1,500

2,000

3,000

4,500

6,000

7,500

Typical Gate

CLBs

Range

1,000 - 1,500

1,500 - 2,000

2,000 - 3,000

3,500 - 4,500

5,000 - 6,000

6,500 - 7,500

100

144

224

320

484

•

Additional XC3100A Features

•

Ultra-high-speed FPGA family with six members

- 50-85 MHz system clock rates

- 190 to 370 MHz guaranteed flip-flop toggle rates

- 1.55 to 4.1 ns logic delays

High-end additional family member in the 22 X 22 CLB

array-size XC3195A device

8 mA output sink current and 8 mA source current

Maximum power-down and quiescent current is 5 mA

100% architecture and pin-out compatible with other

XC3000 families

Software and bitstream compatible with the XC3000,

XC3000A, and XC3000L families

•

XC3100A combines the features of the XC3000A and

XC3100 families:

•

Additional interconnect resources for TBUFs and CE

inputs

Error checking of the configuration bitstream

Soft startup holds all outputs slew-rate limited during

initial power-up

More advanced CMOS process

•

Low-Voltage Versions Available

•

Low-voltage devices function at 3.0 - 3.6 V

XC3000L - Low-voltage versions of XC3000A devices

XC3100L - Low-voltage versions of XC3100A devices

•

Array

8x8

10 x 10

12 x 12

16 x 14

16 x 20

22 x 22

User I/Os

Flip-Flops

Max

256

120

144

176

360

480

688

928

1,320

Horizontal

Longlines

Configuration

Data Bits

14,779

22,176

30,784

46,064

64,160

94,984

November 9, 1998 (Version 3.1)

7-3

Recommended Resources

Audio application circuit of HY061 or HY121

Delay circuits controlled by single-junction transistors and thyristors

One LED indicates four logic states

RTD temperature measurement circuit

Clever use of LB1405 as preamplifier circuit diagram

Comparator LED flash circuit

File System (IV) Design of a Simple Digital Photo Frame: Article excerpt: "ARM Cortex-M0 starts here"Author: zhaojun_xfhttps://bbs.eeworld.com.cn/thread-324656-1-1.htmlWhen learning about the SPI bus, we have introduced the method of reading and writing SD ...; EEWORLD社区 NXP MCU

Cyclone III FPGA User Manual: Chapter1.CycloneIIIDevice Family Overview Chapter2.Logic Elements and Logic Array Blocks in the CycloneIII Device Family Chapter3.Memory Blocks in the CycloneIII Device Family Chapter4.Embedded Multip...; 心仪 FPGA/CPLD

MSP430 IAR driver always fails to install: The path I chose is the one under the IAR installation directory, but I always cannot install this hardware. It's so depressing....; 喜鹊王子 Microcontroller MCU

Excellent e-book, See MIPS Run: See the original book of MIPS Run. The only classic textbook on MIPS architecture....; richiefang Embedded System

I have designed a CPU core. I would like to ask about the patent application.: Hello everyone: I designed a 32-bit CPU, using a 5-stage pipeline, described by VERILOG. Although it cannot be compared with the current commercial soft cores for specific devices (such as NIOS2, etc....; arwei FPGA/CPLD

DDS Introduction (self-organized): [b][size=16pt]DDS [/size][/b][b][font=宋体][size=16pt]Overview[/size][/font][/b][b][font=宋体][size=16pt][/size][/b][b][size=16pt][/size][/b] In 1971, the paper "A DIGITAL Frequency Synthesizer" written b...; fighting Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components