EEWORLDEEWORLDEEWORLD

Part Number

Search

M5-320/184-7HC

Description
EE PLD, 7.5ns, 320-Cell, CMOS, PQFP240, HEAT SINK, PLASTIC, QFP-240
CategoryProgrammable logic devices    Programmable logic   
File Size666KB,47 Pages
ManufacturerLattice
Websitehttp://www.latticesemi.com
Download Datasheet Parametric View All

M5-320/184-7HC Overview

EE PLD, 7.5ns, 320-Cell, CMOS, PQFP240, HEAT SINK, PLASTIC, QFP-240

M5-320/184-7HC Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerLattice
Parts packaging codeQFP
package instructionHEAT SINK, PLASTIC, QFP-240
Contacts240
Reach Compliance Codenot_compliant
ECCN codeEAR99
Other featuresYES
maximum clock frequency71.4 MHz
In-system programmableYES
JESD-30 codeS-PQFP-G240
JESD-609 codee0
JTAG BSTYES
length32 mm
Humidity sensitivity level3
Dedicated input times
Number of I/O lines184
Number of macro cells320
Number of terminals240
Maximum operating temperature70 °C
Minimum operating temperature
organize0 DEDICATED INPUTS, 184 I/O
Output functionMACROCELL
Package body materialPLASTIC/EPOXY
encapsulated codeHFQFP
Encapsulate equivalent codeHQFP240,1.37SQ,20
Package shapeSQUARE
Package formFLATPACK, HEAT SINK/SLUG, FINE PITCH
power supply5 V
Programmable logic typeEE PLD
propagation delay7.5 ns
Certification statusNot Qualified
Maximum seat height4.1 mm
Maximum supply voltage5.25 V
Minimum supply voltage4.75 V
Nominal supply voltage5 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTin/Lead (Sn85Pb15)
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationQUAD
width32 mm
MACH 5 CPLD Family
Fifth Generation MACH Architecture
FEATURES
x
High logic densities and I/Os for increased logic integration
x
x
x
x
x
x
x
— 128 to 512 macrocell densities
— 68 to 256 I/Os
Wide selection of density and I/O combinations to support most application needs
— 6 macrocell density options
— 7 I/O options
— Up to 4 I/O options per macrocell density
— Up to 5 density & I/O options for each package
Performance features to fit system needs
— 5.5 ns t
PD
Commercial, 7.5 ns t
PD
Industrial
— 182 MHz f
CNT
— Four programmable power/speed settings per block
Flexible architecture facilitates logic design
— Multiple levels of switch matrices allow for performance-based routing
— 100% routability and pin-out retention
— Synchronous and asynchronous clocking, including dual-edge clocking
— Asynchronous product- or sum-term set or reset
— 16 to 64 output enables
— Functions of up to 32 product terms
Advanced capabilities for easy system integration
— 3.3-V & 5-V JEDEC-compliant operations
— IEEE 1149.1 compliant for boundary scan testing
— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port
— PCI compliant (-5/-6/-7/-10/-12 speed grades)
— Safe for mixed supply voltage system design
— Bus-Friendly™ Inputs & I/Os
— Individual output slew rate control
— Hot socketing
— Programmable security bit
Advanced E
2
CMOS process provides high performance, cost effective solutions
Supported by ispDesignEXPERT™ software for rapid logic development
— Supports HDL design methodologies with results optimized for MACH 5 devices
— Flexibility to adapt to user requirements
— Software partnerships that ensure customer success
Lattice and Third-party hardware programming support
— LatticePRO™ software for in-system programmability support on PCs and Automated Test
Equipment
— Programming support on all major programmers including Data I/O, BP Microsystems, Advin,
and System General
Publication#
20446
Amendment/0
Rev:
I
Issue Date:
September 2000
Introduction to electroacoustic devices
Electroacoustic devices refer to devices that convert electricity and sound into each other. They use electromagnetic induction, electrostatic induction or piezoelectric effect to complete the electro...
fighting Analog electronics
[Contactless facial recognition access control system] + 1-MAIX_BIT development environment construction
[i=s]This post was last edited by manhuami2007 on 2022-7-7 19:48[/i]1. Introduction to MaixBit development board MaixBit is a development board designed by sipeed based on the K210 chip. The K210 chip...
manhuami2007 DigiKey Technology Zone
Has anyone made a fir filter? Please teach me???
Has anyone made a fir filter? Please teach me???...
青囊湿依 Analog electronics
Power supply test
I have been engaged in the power supply testing industry for 4 years. If any friends have any questions about power supply, please leave a message to communicate with me....
xinxinjl Power technology
Can you recommend a development board?
arm7, with wifi, with color touch screen (or can be connected to a color touch screen). Thank you very much....
pigdragon Embedded System
【Project source code】Data on FPGA-based DDR3
I'm sending you some ddr3 information to help you and others. Friends who are interested can take a look.attach://460080.rar...
小梅哥 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2902  1499  598  89  1261  59  31  13  2  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号