87511-018HLF datasheet, PDF - EEWORLD Datasheet

87511-018HLF: DescriptionBoard Connector, 18 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE; CategoryThe connector The connector; File Size618KB，7 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/; Environmental Compliance

Download Datasheet Parametric View All

87511-018HLF Overview

Board Connector, 18 Contact(s), 2 Row(s), Male, Straight, Solder Terminal, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Amphenol
package instruction	LEAD FREE
Reach Compliance Code	compliant
Connector type	BOARD CONNECTOR
Contact to complete cooperation	NICKEL PALLADIUM GOLD (30) OVER NICKEL
Contact completed and terminated	NICKEL PALLADIUM GOLD (30) OVER NICKEL
Contact point gender	MALE
Contact material	PHOSPHOR BRONZE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
JESD-609 code	e4
MIL compliance	NO
Manufacturer's serial number	87511
Mixed contacts	NO
Installation method	STRAIGHT
Installation type	BOARD
Number of rows loaded	2
Options	GENERAL PURPOSE
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	18
UL Flammability Code	94V-0

PDM: Rev:CU

STATUS:

Released

Printed: Dec 05, 2007

1602: 1602 display program, why is my first line not displayed, but the second line is normal? #include #define uint unsigned int #define uchar unsigned char sbit wei=P2^7; sbit duan=P2^6; sbit rs=P3^5; sbi...; zhaoyaospring MCU

Protel version history: The history of Protel versions gives everyone a more comprehensive understanding of Protel and a new understanding of Protel...; tl1983535 PCB Design

WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...): WinCE6.0 is very different from WinCE5.0. Please introduce WinCE6.0 (including: directory structure...)...; lisheng053758 Embedded System

About DS-5 debugging bare board FPGA: According to Section 7.4 of the DE1-SOC training material, to light up the FPGA LED, you need to go through the following steps:alt_fpga_control_enable() , allow the HPS to control the FPGA;alt_fpga_c...; guorui200901 FPGA/CPLD

VHDL frequency division: My crystal is 50M, and after PLL division, there is still 10M. I want to make a clock now, that is, to get a 1HZ signal. That is difficult. I wrote several processes and divided it three times, but I ...; wenhuawu FPGA/CPLD

[ESP32-Audio-Kit Audio Development Board] - 4: Run "esp-adf" build on Ubuntu 20.04: [i=s]This post was last edited by MianQi on 2021-10-7 21:51[/i]Things to note and set up include: 1. Download-unzip " esp-idf-v4.2.2.zip" (https://github.com/espressif/esp-idf/releases/tag/v4.2.2) (ht...; MianQi RF/Wirelessly

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components